Memory Write—Bus Master Use these specifications for asynchronous interfacing to memories (and memory-mapped peripheral" />
參數(shù)資料
型號(hào): ADSP-21160MKBZ-80
廠商: Analog Devices Inc
文件頁數(shù): 13/52頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 32BIT 400 BGA
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 80MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 2.50V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 400-BBGA
供應(yīng)商設(shè)備封裝: 400-PBGA(27x27)
包裝: 托盤
ADSP-21160M
–20–
REV. 0
Memory Write—Bus Master
Use these specifications for asynchronous interfacing to
memories (and memory-mapped peripherals) without
reference to CLKIN. These specifications apply when the
ADSP-21160M is the bus master accessing external
memory space in asynchronous access mode. Note that
timing for ACK, DATA, RDx, WRx, and DMAG strobe
timing parameters only applies to asynchronous access
mode.
Table 10. Memory Write—Bus Master
Parameter
Min
Max
Unit
Timing Requirements:
t
DAAK
ACK Delay from Address, Selects1,2
t
CK – 0.5tCCLK– 12 + W
ns
t
DSAK
ACK Delay from WRx Low1,3
t
CK – 0.75tCCLK – 11 + W
ns
t
SAKC
ACK Setup to CLKIN1,3
0.5t
CCLK +3
ns
t
HAKC
ACK Hold After CLKIN1,3
1ns
Switching Characteristics:
t
DAWH
Address, CIF, Selects to WRx
Deasserted2,3
t
CK – 0.25tCCLK – 3+ W
ns
t
DAWL
Address, CIF, Selects to WRx Low2
0.25t
CCLK – 3ns
t
WW
WRx Pulse width3
t
CK – 0.5tCCLK – 1+ W
ns
t
DDWH
Data Setup before WRx High3
t
CK – 0.25tCCLK – 12.5 + W
ns
t
DWHA
Address Hold after WRx Deasserted3
0.25t
CCLK – 1+ H
ns
t
DWHD
Data Hold after WRx Deasserted3
0.25t
CCLK – 1+ H
ns
t
DATRWH
Data Disable after WRx Deasserted3,4
0.25t
CCLK – 2 + H
0.25t
CCLK+2 +H
ns
t
WWR
WRx High to WRx, RDx, DMAGx
Low3
0.5t
CCLK – 1+ HI
ns
t
DDWR
Data Disable before WRx or RDx Low
0.25t
CCLK – 1+ I
ns
t
WDE
WRx Low to Data Enabled
–0.25t
CCLK – 1ns
W = (number of wait states specified in WAIT register) × t
CK.
H = t
CK (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
HI = t
CK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
I = t
CK (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
1 ACK Delay/Setup: User must meet t
DAAK or tDSAK or tSAKC for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).
2 The falling edge of MSx, BMS is referenced.
3 Note that timing for ACK, DATA, RDx, WRx, and DMAG strobe timing parameters only applies to asynchronous access mode.
4 See Example System Hold Time Calculation on page 44 for calculation of hold times given capacitive and dc loads.
相關(guān)PDF資料
PDF描述
AYM25DTBD CONN EDGECARD 50POS R/A .156 SLD
ADSP-TS203SABPZ050 IC PROCESSOR 500MHZ 576BGA
ASM25DTBD CONN EDGECARD 50POS R/A .156 SLD
ADSP-21160NKBZ-100 IC DSP CONTROLLER 32BIT 400-BGA
ADSP-21062LCSZ-160 IC DSP CONTROLLER 32BIT 240MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160N 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160NCB-TBD 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述: