參數(shù)資料
型號： ADSP-21160MKBZ-80
廠商： Analog Devices Inc
文件頁數(shù)： 52/52頁
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 32BIT 400 BGA
產(chǎn)品培訓(xùn)模塊： SHARC Processor Overview
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類型： 浮點
接口： 主機接口，連接端口，串行端口
時鐘速率： 80MHz
非易失內(nèi)存： 外部
芯片上RAM： 512kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 2.50V
工作溫度： 0°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 400-BBGA
供應(yīng)商設(shè)備封裝： 400-PBGA（27x27）
包裝： 托盤
–9–
REV. 0
ADSP-21160M
Unused inputs should be tied or pulled to VDD or GND,
except for ADDR31–0, DATA63–0, FLAG3–0, and inputs
that have internal pull-up or pull-down resistors (PA, ACK,
BRST, PAGE, CLKOUT, MS3–0, RDx, WRx, DMARx,
DMAGx, DTx, DRx, TCLKx, RCLKx, LxDAT7–0,
LxCLK, LxACK, TMS, TRST and TDI)—these pins can
be left floating. These pins have a logic-level hold circuit
(only enabled on the ADSP-21160M with ID2–0 = 00x)
that prevents input from floating internally.
The following symbols appear in the Type column of
Table 2: A = Asynchronous, G = Ground, I = Input,
O = Output, P = Power Supply, S = Synchronous,
(A/D)= Active Drive, (O/D)= Open Drain, and
T = Three-State (when SBTS is asserted, or when the
ADSP-21160M is a bus slave).
Table 2. Pin Function Descriptions
Pin
Type
Function
ADDR31–0
I/O/T
External Bus Address. The ADSP-21160M outputs addresses for external memory and
peripherals on these pins. In a multiprocessor system, the bus master outputs addresses
for read/writes of the internal memory or IOP registers of other ADSP-21160Ms. The
ADSP-21160M inputs addresses when a host processor or multiprocessing bus master
is reading or writing its internal memory or IOP registers. A keeper latch on the DSP’s
ADDR31–0 pins maintains the input at the level it was last driven (only enabled on the
ADSP-21160M with ID2–0 = 00x).
DATA63–0
I/O/T
External Bus Data. The ADSP-21160M inputs and outputs data and instructions on
these pins. Pull-up resistors on unused DATA pins are not necessary. A keeper latch on
the DSP’s DATA63-0 pins maintains the input at the level it was last driven (only
enabled on the ADSP-21160M with ID2–0 = 00x).
MS3–0
O/T
Memory Select Lines. These outputs are asserted (low) as chip selects for the corre-
sponding banks of external memory. Memory bank size must be defined in the
SYSCON control register. The MS3–0 outputs are decoded memory address lines. In
asyn- chronous access mode, the MS3–0 outputs transition with the other address
outputs. In synchronous access modes, the MS3–0 outputs assert with the other address
lines; however, they de-assert after the first CLKIN cycle in which ACK is
sampled asserted.
RDL
I/O/T
Memory Read Low Strobe. RDL is asserted whenever ADSP-21160M reads from the
low word of external memory or from the internal memory of other ADSP-21160Ms.
External devices, including other ADSP-21160Ms, must assert RDL for reading from
the low word of ADSP-21160M internal memory. In a multiprocessing system, RDL
is driven by the bus master.
RDH
I/O/T
Memory Read High Strobe. RDH is asserted whenever ADSP-21160M reads from the
high word of external memory or from the internal memory of other ADSP-21160Ms.
External devices, including other ADSP-21160Ms, must assert RDH for reading from
the high word of ADSP-21160M internal memory. In a multiprocessing system, RDH
is driven by the bus master.
WRL
I/O/T
Memory Write Low Strobe. WRL is asserted when ADSP-21160M writes to the low
word of external memory or internal memory of other ADSP-21160Ms. External
devices must assert WRL for writing to ADSP-21160M’s low word of internal memory.
In a multiprocessing system, WRL is driven by the bus master.
WRH
I/O/T
Memory Write High Strobe. WRH is asserted when ADSP-21160M writes to the high
word of external memory or internal memory of other ADSP-21160Ms. External
devices must assert WRH for writing to ADSP-21160M’s high word of internal
memory. In a multiprocessing system, WRH is driven by the bus master.
PAGE
O/T
DRAM Page Boundary. The ADSP-21160M asserts this pin to signal that an external
DRAM page boundary has been crossed. DRAM page size must be defined in the
ADSP-21160M’s memory control register (WAIT). DRAM can only be implemented
in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses.
In a multiprocessing system PAGE is output by the bus master. A keeper latch on the
DSP’s PAGE pin maintains the output at the level it was last driven (only enabled on
the ADSP-21160M with ID2–0 = 00x).
相關(guān)PDF資料
PDF描述
AYM25DTBD CONN EDGECARD 50POS R/A .156 SLD
ADSP-TS203SABPZ050 IC PROCESSOR 500MHZ 576BGA
ASM25DTBD CONN EDGECARD 50POS R/A .156 SLD
ADSP-21160NKBZ-100 IC DSP CONTROLLER 32BIT 400-BGA
ADSP-21062LCSZ-160 IC DSP CONTROLLER 32BIT 240MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160N 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21160NCB-TBD 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*