- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19373 > ADSP-21160MKBZ-80 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 400 BGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-21160MKBZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 400 BGA |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時鐘速率： | 80MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 2.50V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 400-BBGA |
| 供應(yīng)商設(shè)備封裝： | 400-PBGA（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADSP-21160M
–44–
REV. 0
Example: Estimate P
EXT with the following assumptions:
A system with one bank of external data memory—asyn-
chronous RAM (64-bit)
Four 64K × 16 RAM chips are used, each with a load of
10 pF
External data memory writes occur every other cycle, a
rate of 1/(4 t
CK), with 50% of the pins switching
The bus cycle time is 40 MHz (t
CK = 25 ns).
The P
EXT equation is calculated for each class of pins that
can drive:
A typical power consumption can now be calculated for
these conditions by adding a typical internal power
dissipation:
P
TOTAL = PEXT + PINT + PPLL
Where:
P
EXT is from Table 30
P
INT is IDDINT × 2.5V, using the calculation IDDINT listed in
P
PLL is AIDD × 2.5V, using the value for AIDD listed in
Note that the conditions causing a worst-case P
EXT are
different from those causing a worst-case P
INT. Maximum
P
INT cannot occur while 100% of the output pins are
switching from all ones to all zeros. Note also that it is not
common for an application to have 100% or even 50% of
the outputs switching simultaneously.
Test Conditions
The test conditions for timing parameters appearing in
ADSP-21160M specifications on page 13 include output
disable time, output enable time, and capacitive loading.
Output Disable Time
Output pins are considered to be disabled when they stop
driving, go into a high impedance state, and start to decay
from their output high or low voltage. The time for the
voltage on the bus to decay by –V is dependent on the capac-
itive load, C
L and the load current, IL. This decay time can
be approximated by the following equation:
t
DECAY = (CL
V)/I
L
The output disable time t
DIS is the difference between
t
is the interval from when the reference signal switches to
when the output voltage decays –V from the measured
output high or output low voltage. t
DECAY is calculated with
test loads C
L and IL, and with –V equal to 0.5 V.
Output Enable Time
Output pins are considered to be enabled when they have
made a transition from a high impedance state to when they
start driving. The output enable time t
ENA is the interval from
when a reference signal reaches a high or low voltage level
to when the output has reached a specified high or low trip
point, as shown in the Output Enable/Disable diagram
(Figure 30). If multiple pins (such as the data bus) are
enabled, the measurement value is that of the first pin to
start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular
system, first calculate t
DECAY using the equation given above.
Choose –V to be the difference between the
ADSP-21160M’s output voltage and the input threshold for
the device requiring the hold time. A typical –V will be 0.4 V.
C
L is the total bus capacitance (per data line), and IL is the
total leakage or three-state current (per data line). The hold
time will be t
DECAY plus the minimum disable time (i.e.,
t
DATRWH for the write cycle).
Table 30. External Power Calculations (3.3 V Device)
Pin Type
# of Pins
% Switching
× C
× f
× VDD
2
= PEXT
Address
15
50
× 44.7 pF
× 12.5 MHz
× 10.9 V
= 0.046 W
MS0
1
0
× 44.7 pF
× 12.5 MHz
× 10.9 V
= 0.000 W
WRx
2
–× 44.7 pF
× 25 MHz
× 10.9 V
= 0.024 W
Data
64
50
× 14.7 pF
× 12.5 MHz
× 10.9 V
= 0.064 W
CLKOUT
1
–× 4.7 pF
× 25 MHz
× 10.9 V
= 0.001 W
P
EXT = 0.135 W
Figure 30. Output Enable/Disable
RE F E R E NCE
SIG NA L
tDIS
O UT P UT S T AR T S
DR IV IN G
V OH (MEASURED) – DV
V OL (MEASURED) + DV
tMEASURED
V OH (MEASURED)
V OL (MEASURED)
2.0V
1.0V
HIG H -IM P E D AN CE S T AT E .
T EST CO ND ITIO N S CA USE T HISVO L T AG E
T O BE A P PR O X IM A TEL Y 1.5V
OUT P UT S T OP S
DR IV IN G
tDECAY
tENA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AYM25DTBD | CONN EDGECARD 50POS R/A .156 SLD |
| ADSP-TS203SABPZ050 | IC PROCESSOR 500MHZ 576BGA |
| ASM25DTBD | CONN EDGECARD 50POS R/A .156 SLD |
| ADSP-21160NKBZ-100 | IC DSP CONTROLLER 32BIT 400-BGA |
| ADSP-21062LCSZ-160 | IC DSP CONTROLLER 32BIT 240MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21160N | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21160NCB-TBD | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21160NCE-100 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。