- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19481 > ADSP-BF506BSWZ-4F (Analog Devices Inc)IC DSP 400MHZ 1.4V 120LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF506BSWZ-4F |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 400MHZ 1.4V 120LQFP |
| 視頻文件： | Blackfin? BF50x Processor Family |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點(diǎn) |
| 接口： | CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART |
| 時鐘速率： | 400MHz |
| 非易失內(nèi)存： | 閃存（16MB） |
| 芯片上RAM： | 68kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.29V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 120-LQFP-EP（14x14） |
| 包裝： | 托盤 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Rev. A
|
Page 10 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
The timers can generate interrupts to the processor core provid-
ing periodic events for synchronization, either to the system
clock or to a count of external signals.
In addition to the eight general-purpose programmable timers,
a ninth timer is also provided. This extra timer is clocked by the
internal processor clock and is typically used as a system tick
clock for generation of operating system periodic interrupts.
UP/DOWN COUNTERS AND
THUMBWHEEL INTERFACES
Two 32-bit up/down counters are provided that can sense 2-bit
quadrature or binary codes as typically emitted by industrial
drives or manual thumbwheels. The counters can also operate
in general-purpose up/down count modes. Then, count direc-
tion is either controlled by a level-sensitive input pin or by two
edge detectors.
A third counter input can provide flexible zero marker support
and can alternatively be used to input the push-button signal of
thumb wheels. All three pins have a programmable debouncing
circuit.
Internal signals forwarded to each timer unit enable these tim-
ers to measure the intervals between count events. Boundary
registers enable auto-zero operation or simple system warning
by interrupts when programmable count values are exceeded.
3-PHASE PWM UNITS
The two/dual 3-phase PWM generation units each feature:
16-bit center-based PWM generation unit
Programmable PWM pulse width
Single/double update modes
Programmable dead time and switching frequency
Twos-complement implementation which permits smooth
transition to full ON and full OFF states
Possibility to synchronize the PWM generation to either
externally-generated or internally-generated synchroniza-
tion pulses
Special provisions for BDCM operation (crossover and
output enable functions)
Wide variety of special switched reluctance (SR) operating
modes
Output polarity and clock gating control
Dedicated asynchronous PWM shutdown signal
Each PWM block integrates a flexible and programmable
3-phase PWM waveform generator that can be programmed
to generate the required switching patterns to drive a 3-phase
voltage source inverter for ac induction motor (ACIM) or
permanent magnet synchronous motor (PMSM) control. In
addition, the PWM block contains special functions that
considerably simplify the generation of the required PWM
switching patterns for control of the electronically commutated
motor (ECM) or brushless dc motor (BDCM). Software can
enable a special mode for switched reluctance motors (SRM).
The six PWM output signals (per PWM unit) consist of three
high-side drive signals (PWMx_AH, PWMx_BH, and
PWMx_CH) and three low-side drive signals (PWMx_AL,
PWMx_BL, and PWMx_CL). The polarity of the generated
PWM signal can be set with software, so that either active HI or
active LO PWM patterns can be produced.
The switching frequency of the generated PWM pattern is pro-
grammable using the 16-bit PWM_TM register. The PWM
generator can operate in single update mode or double update
mode. In single update mode, the duty cycle values are pro-
grammable only once per PWM period, so that the resultant
PWM patterns are symmetrical about the midpoint of the PWM
period. In the double update mode, a second updating of the
PWM registers is implemented at the midpoint of the PWM
period. In this mode, it is possible to produce asymmetrical
PWM patterns that produce lower harmonic distortion in
3-phase PWM inverters.
Pulses synchronous to the switching frequency can be generated
internally and output on the PWMx_SYNC pin. The PWM unit
can also accept externally generated synchronization pulses
through PWMx_SYNC.
Each PWM unit features a dedicated asynchronous shutdown
pin, PWMx_TRIP, which (when brought low) instantaneously
places all six PWM outputs in the OFF state.
SERIAL PORTS
The processors incorporate two dual-channel synchronous
serial ports (SPORT0 and SPORT1) for serial and multiproces-
sor communications. The SPORTs support the following
features:
I2S capable operation.
Bidirectional operation—Each SPORT has two sets of inde-
pendent transmit and receive pins, enabling eight channels
of I2S stereo audio.
Buffered (8-deep) transmit and receive ports—Each port
has a data register for transferring data words to and from
other processor components and shift registers for shifting
data in and out of the data registers.
Clocking—Each transmit and receive port can either use an
external serial clock or generate its own, in frequencies
ranging from (fSCLK/131,070) Hz to (fSCLK/2) Hz.
Word length—Each SPORT supports serial data words
from 3 to 32 bits in length, transferred most significant bit
first or least significant bit first.
Framing—Each transmit and receive port can run with or
without frame sync signals for each data word. Frame sync
signals can be generated internally or externally, active high
or low, and with either of two pulse widths and early or late
frame sync.
Companding in hardware—Each SPORT can perform
A-law or μ-law companding according to ITU recommen-
dation G.711. Companding can be selected on the transmit
and/or receive channel of the SPORT without
additional latencies.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMC60DREH-S734 | CONN EDGECARD 120PS .100 EYELET |
| XC95288XL-10FGG256C | IC CPLD 288MCELL 10NS 256-FBGA |
| HMC05DRXH | CONN EDGECARD 10POS DIP .100 SLD |
| RGM43DRSD-S288 | CONN EDGECARD 86POS .156 EXTEND |
| VE-B5K-CY-F1 | CONVERTER MOD DC/DC 40V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF506BSWZ-4FX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506F | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
| ADSPBF506FBSWZ-ENG | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506KSWZ-3F | 功能描述:IC DSP 12BIT 300MHZ 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-BF506KSWZ-4F | 功能描述:IC DSP 12BIT 400MHZ 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。