- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19481 > ADSP-BF506BSWZ-4F (Analog Devices Inc)IC DSP 400MHZ 1.4V 120LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF506BSWZ-4F |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 63/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 400MHZ 1.4V 120LQFP |
| 視頻文件： | Blackfin? BF50x Processor Family |
| 標準包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點 |
| 接口： | CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART |
| 時鐘速率： | 400MHz |
| 非易失內(nèi)存： | 閃存（16MB） |
| 芯片上RAM： | 68kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.29V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP 裸露焊盤 |
| 供應商設備封裝： | 120-LQFP-EP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Rev. A
|
Page 66 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
required acquisition time for the next sampling instant at Point
B; therefore, the analog inputs are configured as differential for
that conversion.
The channels used for simultaneous conversions are selected via
the multiplexer address input pins, A0 to A2. The logic states of
these pins also need to be established prior to the acquisition
time; however, they may change during the conversion time
provided the mode is not changed. If the mode is changed from
fully differential to pseudo differential, for example, then the
acquisition time would start again from this point. The selected
input channels are decoded as shown in Table 53 (Analog Input
The analog input range of the ADC can be selected as 0 V to
VREF or 0 V to 2 × VREF via the RANGE pin. This selection is
made in a similar fashion to that of the SGL/DIFF pin by setting
the logic state of the RANGE pin a time tacq prior to the falling
edge of CS. Subsequent to this, the logic level on this pin can be
altered after the third falling edge of ADSCLK. If this pin is tied
to a logic low, the analog input range selected is 0 V to VREF. If
this pin is tied to a logic high, the analog input range selected is
0 V to 2 × VREF.
Output Coding
The ADC output coding is set to either twos complement or
straight binary, depending on which analog input configuration
is selected for a conversion. Table 52 (ADC Output Coding)
shows which output coding scheme is used for each possible
analog input configuration.
Transfer Functions
The designed code transitions occur at successive integer LSB
values (1 LSB, 2 LSB, and so on). In single-ended mode, the LSB
size is VREF/4096 when the 0 V to VREF range is used, and the LSB
size is 2 × VREF/4096 when the 0 V to 2 × VREF range is used. In
differential mode, the LSB size is 2 × VREF /4096 when the 0 V to
VREF range is used, and the LSB size is 4 × VREF/4096 when the 0
V to 2 × VREF range is used. The ideal transfer characteristic for
the ADC when straight binary coding is output is shown in
ideal transfer characteristic for the ADC when twos comple-
Figure 77. Selecting Differential or Single-Ended Configuration
ADSCLK
CS
114
14
1
A
SGL/DIFF
B
tACQ
Table 52. ADC Output Coding
SGL/DIFF
RANGE
Output Coding
0
(Differential Input)
0
(0 V to VREF)
Twos complement
0
(Differential Input)
1
(0 V to 2 × VREF)
Twos complement
1
(Single-Ended Input)
0
(0 V to VREF)
Straight binary
1
(Single-Ended Input)
1
(0 V to2 × VREF)
Twos complement
0
(Pseudo-Differential Input)
0
(0 V to VREF)
Straight binary
0
(Pseudo-Differential Input)
1
(0 V to 2 × VREF)
Twos complement
Table 53. Analog Input Type and Channel Selection
ADC A
ADC B
SGL/DIFF
A2
A1
A0
VIN+
VIN–
VIN+
VIN–
Comment
10
0
VA1
AGND
VB1
AGND
Single ended
10
0
1
VA2
AGND
VB2
AGND
Single ended
10
1
0
VA3
AGND
VB3
AGND
Single ended
10
1
VA4
AGND
VB4
AGND
Single ended
11
0
VA5
AGND
VB5
AGND
Single ended
11
0
1
VA6
AGND
VB6
AGND
Single ended
00
0
VA1
VA2
VB1
VB2
Fully differential
00
0
1
VA1
VA2
VB1
VB2
Pseudo differential
00
1
0
VA3
VA4
VB3
VB4
Fully differential
00
1
VA3
VA4
VB3
VB4
Pseudo differential
01
0
VA5
VA6
VB5
VB6
Fully differential
01
0
1
VA5
VA6
VB5
VB6
Pseudo differential
相關PDF資料 |
PDF描述 |
|---|---|
| GMC60DREH-S734 | CONN EDGECARD 120PS .100 EYELET |
| XC95288XL-10FGG256C | IC CPLD 288MCELL 10NS 256-FBGA |
| HMC05DRXH | CONN EDGECARD 10POS DIP .100 SLD |
| RGM43DRSD-S288 | CONN EDGECARD 86POS .156 EXTEND |
| VE-B5K-CY-F1 | CONVERTER MOD DC/DC 40V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF506BSWZ-4FX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506F | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
| ADSPBF506FBSWZ-ENG | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506KSWZ-3F | 功能描述:IC DSP 12BIT 300MHZ 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-BF506KSWZ-4F | 功能描述:IC DSP 12BIT 400MHZ 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。