參數(shù)資料
型號： ADSP-TS203SABPZ050
廠商： Analog Devices Inc
文件頁數(shù)： 5/48頁
文件大?。?/td> 0K
描述： IC PROCESSOR 500MHZ 576BGA
標準包裝： 1
系列： TigerSHARC®
類型： 定點/浮點
接口： 主機接口，連接端口，多處理器
時鐘速率： 500MHz
非易失內(nèi)存： 外部
芯片上RAM： 512kB
電壓 - 輸入/輸出： 2.50V
電壓 - 核心： 1.05V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 576-BBGA 裸露焊盤
供應(yīng)商設(shè)備封裝： 576-BGA-ED（25x25）
包裝： 托盤
Rev. D
|
Page 13 of 48
|
May 2012
Table 6. Pin Definitions—External Port Arbitration
Signal
Type
Term
Description
BR7–0
I/O
Multiprocessing Bus Request Pins. Used by the processors in a multiprocessor
system to arbitrate for bus mastership. Each processor drives its own BRx line (corre-
sponding to the value of its ID2–0 inputs) and monitors all others. In systems with
fewer than eight processors, set the unused BRx pins high (VDD_IO).
ID2–0
I (pd)
na
Multiprocessor ID. Indicates the processor’s ID, from which the processor deter-
mines its order in a multiprocessor system. These pins also indicate to the processor
which bus request (BR0–BR7) to assert when requesting the bus: 000 = BR0,
001 = BR1, 010 = BR2, 011 = BR3, 100 = BR4, 101 = BR5, 110 = BR6, or 111 = BR7.
ID2–0 must have a constant value during system operation and can change during
reset only.
BM
O
na
Bus Master. The current bus master processor asserts BM. For debugging only. At
reset this is a strap pin. For more information, see Table 16 on Page 18.
BOFF
I
epu
Back Off. A deadlock situation can occur when the host and a processor try to read
from each other’s bus at the same time. When deadlock occurs, the host can assert
BOFF to force the processor to relinquish the bus before completing its outstanding
transaction.
BUSLOCK
O/T
(pu_0)
na
Bus Lock Indication. Provides an indication that the current bus master has locked
the bus. At reset, this is a strap pin. For more information, see Table 16 on Page 18.
HBR
I
epu
Host Bus Request. A host must assert HBR to request control of the processor’s
external bus. When HBR is asserted in a multiprocessing system, the bus master
relinquishes the bus and asserts HBG once the outstanding transaction is finished.
HBG
I/O/T
(pu_0)
epu2
Host Bus Grant. Acknowledges HBR and indicates that the host can take control of
the external bus. When relinquishing the bus, the master processor three-states the
ADDR31–0, DATA31–0, MSH, MSSD3–0, MS1–0, RD, WRL, BMS, BRST, IORD, IOWR,
IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM, and TM4 pins, and the processor puts
the SDRAM in self-refresh mode. The processor asserts HBG until the host deasserts
HBR. In multiprocessor systems, the current bus master processor drives HBG, and
all slave processors monitor it.
CPA
I/O/OD
(pu_od_0)
epu2
Core Priority Access. Asserted while the processor’s core accesses external memory.
This pin enables a slave processor to interrupt a master processor’s background
DMA transfers and gain control of the external bus for core-initiated transactions.
CPA is an open-drain output, connected to all DSPs in the system. If not required in
the system, leave CPA unconnected (external pull-ups will be required for processor
ID = 1 through ID = 7).
DPA
I/O/OD
(pu_od_0)
epu2
DMA Priority Access. Asserted while a high priority processor DMA channel accesses
external memory. This pin enables a high priority DMA channel on a slave processor
to interrupt transfers of a normal priority DMA channel on a master processor and
gain control of the external bus for DMA-initiated transactions. DPA is an open-drain
output, connected to all DSPs in the system. If not required in the system, leave DPA
unconnected (external pull-ups will be required for processor ID = 1 through
ID = 7).
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5kΩ; pu = internal pull-up 5 kΩ; pd_0 = internal pull-down 5 kΩ on processor ID = 0; pu_0 = internal pull-up 5 kΩ on processor ID = 0;
pu_od_0 = internal pull-up 500 Ω on processor ID = 0; pd_m = internal pull-down 5 kΩ on processor bus master; pu_m = internal pull-up
5 kΩ on processor bus master; pu_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 kΩ to VSS; epu = external pull-up
approximately 5 kΩ to VDD_IO, nc = not connected; na = not applicable (always used); VDD_IO = connect directly to VDD_IO; VSS = connect
directly to VSS
1 The BRx pin matching the ID2–0 input selection for the processor should be left nc if unused. For example, the processor with ID = 000 has BR0 = nc and BR7–1 = VDD_IO.
2 This external pull-up resistor may be omitted for the ID = 000 TigerSHARC processor.
相關(guān)PDF資料
PDF描述
ASM25DTBD CONN EDGECARD 50POS R/A .156 SLD
ADSP-21160NKBZ-100 IC DSP CONTROLLER 32BIT 400-BGA
ADSP-21062LCSZ-160 IC DSP CONTROLLER 32BIT 240MQFP
AGM25DTBD CONN EDGECARD 50POS R/A .156 SLD
AYM25DTAN CONN EDGECARD 50POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS203SBBPZ050 制造商:Analog Devices 功能描述:DSP - Bulk
ADSQ-1410 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410-C 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410-EX-C 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter
ADSQ-1410S 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 0 to 70C 66-pin DIP Quad 14-Bit, 10MPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*