參數(shù)資料
型號： COP8CCR9KMT8
廠商： National Semiconductor
文件頁數(shù)： 32/111頁
文件大?。?/td> 0K
描述： IC MCU EEPROM 8BIT 32K 56-TSSOP
標準包裝： 34
系列： COP8™ 8C
核心處理器： COP8
芯體尺寸： 8-位
速度： 20MHz
連通性： Microwire/Plus（SPI），UART/USART
外圍設備： 欠壓檢測/復位，POR，PWM，WDT
輸入/輸出數(shù)： 49
程序存儲器容量： 32KB（32K x 8）
程序存儲器類型： 閃存
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉換器： A/D 16x10b
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 56-TFSOP（0.240"，6.10mm 寬）
包裝： 管件
其它名稱： *COP8CCR9KMT8
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
SP (Stack Pointer):
Initialized to RAM address 06F Hex
B and X Pointers:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
S Register: CLEARED
RAM:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
USART:
PSR, ENU, ENUR, ENUI: Cleared except the TBMT bit
which is set to one.
ANALOG TO DIGITAL CONVERTER:
ENAD: CLEARED
ADRSTH: RANDOM
ADRSTL: RANDOM
ISP CONTROL:
ISPADLO: CLEARED
ISPADHI: CLEARED
PGMTIM: PRESET TO VALUE FOR 10 MHz CKI
WATCHDOG (if enabled):
The device comes out of reset with both the WATCHDOG logic and the Clock Monitor
detector armed, with the WATCHDOG service window bits set and the Clock Monitor bit set.
The WATCHDOG and Clock Monitor circuits are inhibited during reset. The WATCHDOG
service window bits being initialized high default to the maximum WATCHDOG service
window of 64k T0 clock cycles. The Clock Monitor bit being initialized high will cause a Clock
Monitor error following reset if the clock has not reached the minimum specified frequency at
the termination of reset. A Clock Monitor error will cause an active low error output on pin
G1. This error output will continue until 16–32 T0 clock cycles following the clock frequency
reaching the minimum specified value, at which time the G1 output will go high.
5.7.1
External Reset
The RESET input when pulled low initializes the device. The RESET pin must be held low for a minimum
of one instruction cycle to ensure a valid reset. During Power-Up initialization, the user must ensure that
the RESET pin of a device without the Brownout Reset feature is held low until the device is within the
specified VCC voltage. Any rising edge on the RESET pin while VCC is below the specified operating range
may cause unpredictable results. An R/C circuit on the RESET pin with a delay 5 times (5x) greater than
the power supply rise time is recommended. Reset should also be wide enough to ensure crystal start-up
upon Power-Up.
RESET may also be used to cause an exit from the HALT mode.
A recommended reset circuit for this device is shown in Figure 5-3.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
27
Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9
相關PDF資料
PDF描述
COP8SAA716M8/NOPB IC MCU OTP 8BIT 1K 16-SOIC
CP2101-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2103-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2104-F03-GM IC SGL USB-TO-UART BRIDGE 24QFN
CP2105-F01-GM IC SGL USB-DL UART BRIDGE 24QFN
相關代理商/技術參數(shù)
參數(shù)描述
COP8CCR9LVA7 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
COP8CCR9LVA7/63 制造商:Texas Instruments 功能描述:
COP8CCR9LVA7/63SN 功能描述:閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
COP8CCR9LVA7/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
COP8CCR9LVA763SN 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*