- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF資料下載
參數(shù)資料
| 型號： | COP8CCR9KMT8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 63/111頁 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 標準包裝： | 34 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 49 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CCR9KMT8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
The IDLE Timer cannot be started or stopped under software control, and it is not memory mapped, so it
cannot be read or written by the software. Its state upon Reset is unknown. Therefore, if the device is put
into the IDLE mode at an arbitrary time, it will stay in the IDLE mode for somewhere between 30 s and
the selected time period.
In order to precisely time the duration of the IDLE state, entry into the IDLE mode must be ”synchronized
to the state of the IDLE Timer. The best way to do this is to use the IDLE Timer interrupt, which occurs on
every underflow of the bit of the IDLE Timer which is associated with the selected window. Another
method is to poll the state of the IDLE Timer pending bit T0PND, which is set on the same occurrence.
The Idle Timer interrupt is enabled by setting bit T0EN in the ICNTRL register.
Any time the IDLE Timer window length is changed there is the possibility of generating a spurious IDLE
Timer interrupt by setting the T0PND bit. The user is advised to disable IDLE Timer interrupts prior to
changing the value of the ITSEL bits of the ITMR Register and then clear the T0PND bit before attempting
to synchronize operation to the IDLE Timer.
NOTE
As with the HALT mode, it is necessary to program two NOP's to allow clock
resynchronization upon return from the IDLE mode. The NOP's are placed either at the
beginning of the IDLE Timer interrupt routine or immediately following the “enter IDLE mode”
instruction.
For more information on the IDLE Timer and its associated interrupt, see the description in the Timers
section.
5.12.5 LOW SPEED MODE OPERATION
This mode of operation allows for low speed operation of the core clock and low speed operation of the
Idle Timer. Because the low speed oscillator draws very little operating current, and also to expedite
restarting from HALT mode, the low speed oscillator is left on at all times in this mode, including HALT
mode. This is the lowest power mode of operation on the device. This mode can only be entered from the
Dual Clock mode.
To enter the Low Speed mode, the following sequence must be followed using two separate instructions:
1. Software sets the CCKSEL bit to 1.
2. Software clears the HSON bit to 0.
Since the low speed oscillator is already running, there is no clock startup delay.
5.12.5.1 Low Speed HALT Mode
The fully static architecture of this device allows the state of the microcontroller to be frozen. Because the
low speed oscillator draws very minimal operating current, it will be left running in the low speed halt
mode. However, the Idle Timer will not be running. This also allows for a faster exit from HALT. The
processor can be forced to exit the HALT mode and resume normal operation at any time.
During normal operation, the actual power consumption depends heavily on the clock speed and operating
voltage used in an application and is shown in the Electrical Specifications. In the HALT mode, the device
only draws a small leakage current, plus current for the BOR feature (if enabled), plus the 32 kHz
oscillator current, plus any current necessary for driving the outputs. Since total power consumption is
affected by the amount of current required to drive the outputs, all I/Os should be configured to draw
minimal current prior to entering the HALT mode, if possible.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
55
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。