- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF資料下載
參數(shù)資料
| 型號： | COP8CCR9KMT8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 44/111頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 34 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 49 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CCR9KMT8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
The method to force this condition is to drive the G6 pin to high voltage (2 x VCC) and activate Reset. The
high voltage condition on G6 must not be applied before VCC is valid and stable, and must be held for at
least 3 instruction cycles longer than Reset is active. This special condition will bypass checking the state
of the Flex bit in the Option Register and will start execution from location 0000 in the Boot ROM. In this
state, the user can input the appropriate commands, using MICROWIRE/PLUS, to erase the flash
program memory and reprogram it. If the device is subsequently reset before the Flex bit has been erased
by specific Page Erase or Mass Erase ISP commands, execution will start from location 0000 in the Flash
program memory. The high voltage (2 x VCC) on G6 will not erase either the Flex or the Security bit in the
Option Register. The Security bit, if set, can only be erased by a Mass Erase of the entire contents of the
Flash Memory unless under the control of User ISP routines in the Application Program.
While the G6 pin is at high voltage, the Load Clock will be output onto G5, which will look like an SK clock
to the MICROWIRE/PLUS routine executing in slave mode. However, when G6 is at high voltage, the G6
input will also look like a logic 1. The MICROWIRE/PLUS routine in Boot ROM monitors the G6 input,
waits for it to go low, debounces it, and then enables the ISP routine. CAUTION: The Load clock on G5
could be in conflict with the user's external SK. It is up to the user to resolve this conflict, as this condition
is considered a minor issue that's only encountered during software development. The user should also
be cautious of the high voltage applied to the G6 pin. This high voltage could damage other
circuitry connected to the G6 pin (e.g. the parallel port of a PC). The user may wish to disconnect
other circuitry while G6 is connected to the high voltage.
VCC must be valid and stable before high voltage is applied to G6.
The correct sequence to be used to force execution from Boot ROM is :
1. Disconnect G6 from the source of data for MICROWIRE/PLUS ISP.
2. Apply VCC to the device.
3. Pull RESET Low.
4. After VCC is valid and stable, connect a voltage between 2 x VCC and VCC+7V to the G6 pin. Ensure
that the rise time of the high voltage on G6 is slower than the minimum in the Electrical Specifications.
Figure 5-8 shows a possible circuit dliagram for implementing the 2 x VCC. Be aware of the typical input
current on the G6 pin when the high voltage is applied. The resistor used in the RC network, and the
high voltage used, should be chosen to keep the high voltage at the G6 pin between 2 x VCC and
VCC+7V.
5. Pull RESET High.
6. After a delay of at least three instruction cycles, remove the high voltage from G6.
Figure 5-8. Circuit Diagram for Implementing the 2 x VCC
5.10.6 RETURN TO FLASH MEMORY WITHOUT HARDWARE RESET
After programming the entire program memory, including options, it is necessary to exit the Boot ROM and
return to the flash program memory for program execution. Upon receipt and completion of the EXIT
command through the MICROWIRE/PLUS ISP, the ISP code will reset the part and begin execution from
the flash program memory as described in the Reset section. This assumes that the FLEX bit in the
Option register was programmed to 1.
38
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。