參數(shù)資料
型號(hào)： COP8CCR9KMT8
廠商： National Semiconductor
文件頁數(shù)： 66/111頁
文件大?。?/td> 0K
描述： IC MCU EEPROM 8BIT 32K 56-TSSOP
標(biāo)準(zhǔn)包裝： 34
系列： COP8™ 8C
核心處理器： COP8
芯體尺寸： 8-位
速度： 20MHz
連通性： Microwire/Plus（SPI），UART/USART
外圍設(shè)備： 欠壓檢測/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 49
程序存儲(chǔ)器容量： 32KB（32K x 8）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 16x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 56-TFSOP（0.240"，6.10mm 寬）
包裝： 管件
其它名稱： *COP8CCR9KMT8
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
5.12.6 MULTI-INPUT WAKE-UP
The Multi-Input Wake-up feature is used to return (wake-up) the device from either the HALT or IDLE
modes. Alternately Multi-Input Wake-up/Interrupt feature may also be used to generate up to 8 edge
selectable external interrupts.
Figure 5-15 shows the Multi-Input Wake-up logic.
The Multi-Input Wake-up feature utilizes the L Port. The user selects which particular L port bit (or
combination of L Port bits) will cause the device to exit the HALT or IDLE modes. The selection is done
through the register WKEN. The register WKEN is an 8-bit read/write register, which contains a control bit
for every L port bit. Setting a particular WKEN bit enables a Wake-up from the associated L port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive
edge (low to high transition) or a negative edge (high to low transition). This selection is made via the
register WKEDG, which is an 8-bit control register with a bit assigned to each L Port pin. Setting the
control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the
bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in
order to avoid a Wake-up condition as a result of the edge change. First, the associated WKEN bit should
be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be
cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive
(low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for
an input interrupt. The program would be as follows:
RBIT
5, WKEN
; Disable MIWU
SBIT
5, WKEDG
; Change edge polarity
RBIT
5, WKPND
; Reset pending flag
SBIT
5, WKEN
; Enable MIWU
If the L port bits have been used as outputs and then changed to inputs with Multi-Input Wake-
up/Interrupt, a safety procedure should also be followed to avoid wake-up conditions. After the selected L
port bits have been changed from output to input but before the associated WKEN bits are enabled, the
associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the
associated WKPND bits being cleared.
This same procedure should be used following reset, since the L port inputs are left floating as a result of
reset.
The occurrence of the selected trigger condition for Multi-Input Wake-up is latched into a pending register
called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected
trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending
flags. Since WKPND is a pending register for the occurrence of selected wake-up conditions, the device
will not enter the HALT mode if any Wake-up bit is both enabled and pending. Consequently, the user
must clear the pending flags before attempting to enter the HALT mode.
WKEN and WKEDG are all read/write registers, and are cleared at reset. WKPND register contains
random value after reset.
5.13 USART
The device contains a full-duplex software programmable USART. The USART (Figure 5-16) consists of a
transmit shift register, a receive shift register and seven addressable registers, as follows: a transmit
buffer register (TBUF), a receiver buffer register (RBUF), a USART control and status register (ENU), a
USART receive control and status register (ENUR), a USART interrupt and clock source register (ENUI), a
prescaler select register (PSR) and baud (BAUD) register. The ENU register contains flags for transmit
and receive functions; this register also determines the length of the data frame (7, 8 or 9 bits), the value
of the ninth bit in transmission, and parity selection bits. The ENUR register flags framing, data overrun,
parity errors and line breaks while the USART is receiving.
58
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9
相關(guān)PDF資料
PDF描述
COP8SAA716M8/NOPB IC MCU OTP 8BIT 1K 16-SOIC
CP2101-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2103-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2104-F03-GM IC SGL USB-TO-UART BRIDGE 24QFN
CP2105-F01-GM IC SGL USB-DL UART BRIDGE 24QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8CCR9LVA7 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
COP8CCR9LVA7/63 制造商:Texas Instruments 功能描述:
COP8CCR9LVA7/63SN 功能描述:閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
COP8CCR9LVA7/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
COP8CCR9LVA763SN 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*