- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF資料下載
參數資料
| 型號： | COP8CCR9KMT8 |
| 廠商： | National Semiconductor |
| 文件頁數： | 51/111頁 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 標準包裝： | 34 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數： | 49 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數據轉換器： | A/D 16x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CCR9KMT8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
Any time the IDLE Timer period is changed there is the possibility of generating a spurious IDLE Timer
interrupt by setting the T0PND bit. The user is advised to disable IDLE Timer interrupts prior to changing
the value of the ITSEL bits of the ITMR Register and then clear the T0PND bit before attempting to
synchronize operation to the IDLE Timer.
5.11.2 TIMER T1, TIMER T2, AND TIMER T3
The device has a set of three powerful timer/counter blocks, T1, T2, and T3. Since T1, T2 and T3 are
identical, except for the high speed operation of T2 and T3, all comments are equally applicable to any of
the three timer blocks which will be referred to as Tx. Differences between the timers will be specifically
noted.
Each timer block consists of a 16-bit timer, Tx, and two supporting 16-bit autoreload/capture registers,
RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TxA supports I/O
required by the timer block, while the pin TxB is an input to the timer block. The timer block has three
operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture
mode.
The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.
5.11.2.1 Timer Operating Speeds
Each of the Tx timers, except T1, have the ability to operate at either the instruction cycle frequency (low
speed) or the internal clock frequency (MCLK). For 10 MHz CKI, the instruction cycle frequency is 2 MHz
and the internal clock frequency is 20 MHz. This feature is controlled by the High Speed Timer Control
Register, HSTCR. Its format is shown below. To place a timer, Tx, in high speed mode, set the
appropriate TxHS bit to 1. For low speed operation, clear the appropriate TxHS bit to 0. This register is
cleared to 00 on Reset.
HSTCR
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
1
0
0
T3HS
T2HS
5.11.2.2 Mode 1. Processor Independent PWM Mode
One of the timer's operating modes is the Processor Independent PWM mode. In this mode, the timers
generate a “Processor Independent” PWM signal because once the timer is set up, no more action is
required from the CPU which translates to less software overhead and greater throughput. The user
software services the timer block only when the PWM parameters require updating. This capability is
provided by the fact that the timer has two separate 16-bit reload registers. One of the reload registers
contains the “ON” time while the other holds the “OFF” time. By contrast, a microcontroller that has only a
single reload register requires an additional software to update the reload value (alternate between the on-
time/off-time).
The timer can generate the PWM output with the width and duty cycle controlled by the values stored in
the reload registers. The reload registers control the countdown values and the reload values are
automatically written into the timer when it counts down through 0, generating interrupt on each reload.
Under software control and with minimal overhead, the PWM outputs are useful in controlling motors,
triacs, the intensity of displays, and in providing inputs for data acquisition and sine wave generators.
In this mode, the timer Tx counts down at a fixed rate of tC (T2 and T3 may be selected to operate from
MCLK). Upon every underflow the timer is alternately reloaded with the contents of supporting registers,
RxA and RxB. The very first underflow of the timer causes the timer to reload from the register RxA.
Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the
register RxB.
Figure 5-10 shows a block diagram of the timer in PWM mode.
44
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:閃存 RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。