14
IC
I/O
Pin Name
~CPWrite
Pin #
2
Description/Functionality
I/O chip to CP chip communication write (input). This signal is connected to the ~I/OWrite pin
(CP chip) and provides a write strobe to facilitate CP to I/O chip communication.
I/O chip to CP chip communication control (mxed). These 4 signals are connected to the
corresponding I/OCntrl0-3 pins (CP chip), and provide control signals to facilitate CP to I/O
chip communication.
I/O
CPCntrl0
CPCntrl1
CPCntrl2
CPCntrl3
HostCmd
20
36
22
63
41
I/O
Host Port Command (input). This signal is asserted high to write a host command to the chip
set. It is asserted low to read or write a host data word to the chipset
Host Port Ready/Busy (output). This signal is used to synchronize communication between
the DSP and the host. HostRdy will go low (indicating host port busy) at the end of a host
command write or after the second byte of a data write or read. HostRdy will go high
(indicating host port ready) when the command or data word has been processed and the
chip set is ready for more I/O operations. All host port communications must be made with
HostRdy high (indicating ready).
I/O
HostRdy
37
Typical busy to ready cycle is 67.5 uSec, although it can be longer when host port traffic is
high.
Host Port Read data (input). Used to indicate that a data word is being read fromthe chip set
(low asserts read).
Host Port Write data (input). Used to indicate that a data word or command is being written to
the chip set (low asserts write).
Host Port Select (input). Used to select the host port for reading or writing operations (low
assertion selects port). ~HostSlct must remain inactive (high) when the host port is not in use.
Host Interrupt (output). A low assertion on this pin indicates that a host interrupt condition
exists that may require special host action.
Host Port Data 0-7 (bi-directional, tri-stated). These signals formthe 8 bit host data port used
during communication to/fromthe chip set. This port is controlled by ~HostSlct, ~HostWrite,
~HostRead and HostCmd.
I/O
~HostRead
51
I/O
~HostWrite
47
I/O
~HostSlct
48
I/O
~HostIntrpt
44
I/O
HostData0
HostData1
HostData2
HostData3
HostData4
HostData5
HostData6
HostData7
CPData4
CPData5
CPData6
CPData7
CPData8
CPData9
CPData10
CPData11
Vcc
50
61
53
65
67
62
64
60
18
5
6
7
8
17
3
1
4, 21, 25, 38, 55
I/O
I/O chip to CP chip data port (bi-directional). These 8 bits are connected to the corresponding
Data4-11 pins on the CP chip, and facilitate communication to/fromthe I/O and CP chips..
I/O
I/O chip supply voltage pin. All of these pins must be connected to the supply voltage. Supply
voltage = 4.75 to 5.25 V
I/O chip ground pin. All of these pins must be connected to the power supply return.
I/O
GND
14, 15, 32, 49, 54,
66