參數(shù)資料
型號: DK1241A
廠商: Electronic Theatre Controls, Inc.
英文描述: Advanced Microstepping Motion Control Chipset
中文描述: 高級微步運(yùn)動控制芯片組
文件頁數(shù): 52/60頁
文件大?。?/td> 422K
代理商: DK1241A
52
Application Notes
Interfacing MC1241A to ISA bus.
A complete, ready-to-use ISA (PC/AT) bus interface circuit has been
provided to illustrate MC1241A host interfacing, as well as to make it
easier for the customer to build an MC1241-based system
The interface between the PMD MC1241A chip set and the ISA (PC-
AT) Bus is shown on the following page.
Comments on Schematic
This interface uses a 22V10 PAL and a 74LS245 to buffer the data
lines.This interface assumes a base address is assigned in the address
space of A9-A0. 300-400 hex These addresses are generally available
for prototyping and other system-specific uses without interfering with
systemassignments. This interface occupies 16 addresses fromXX0 to
XXF hex though it does not use all the addresses. Two select lines are
provided allowing the base address to be set to 340,350,370 and 390
hex for the select lines S1,S0 equal to 0,1,2,and 3 respectively.The
address assignments used are as follows, where BADR is the base
address, 340 hex for example:
Address
340h
342h
344h
348h
use
read-write data
write command
read status (HostRdy) [D7 only]
write reset [Data= don't care]
The base address (BADR) is decoded in ADRDEC. It is nanded with
SA2:SA3, BADR+0, (B+0) to form-HSEL to select the I/O chip. B+0
nanded with IOR*forms -HRD, host read, directly. The 22V10 tail-bites
the write pulse since the setup time is greater than necessary on the
bus some of the bus duration is used to generate data hold time at the
I/O chip. -HWR, host write is set the first clock after B+0 and IOW*is
recognized. The next clock sets TOG and clears -HWR. TOG remains
set holding -HWR clear until IOW*is unasserted on the bus indicating
the end of the bus cycle. B+4 and IOR*out enables HRDY to SD7 so
the status of HRDY may be tested. SD7 is used since the sign bit of a
byte may be easily tested. The rest of the data bits are left floating and
should be ignored. B+8 and IOW*generate a reset pulse which will init
the interface by clearing the two write registers and outputs a reset
pulse, -RS, for the CP chip. The reset instruction is OR'd with RESET
on the bus to initialize the PMD chip set when the PC is reset.
相關(guān)PDF資料
PDF描述
DK2100 Navigator Motion Processor
DK3300 Turbo uPSD DK3300 User Manual(Turbo系列 uPSD DK3300 用戶手冊)
DK60 DIODY PROSTOWNICZE
DK61 DIODY PROSTOWNICZE
DK62 DIODY PROSTOWNICZE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK125950 制造商:TE Connectivity 功能描述:
DK-125M-1 制造商:Luminus Devices 功能描述:EVAL BOARD & HEAT SINK FOR PT85/CBT85. MAX16818, 25A, 1 CH - Bulk
DK12GY 功能描述:電氣外殼 RoHS:否 制造商:Bud Industries 產(chǎn)品:Wall Mount Enclosures 類型:Single Door NEMA 額定值:3R 外部深度:254 mm 外部高度:305 mm 外部寬度:305 mm 面板寬度:261 mm 面板高度:261 mm 材料:Steel 顏色:Gray 通風(fēng):Not Available
DK12LG 功能描述:電氣外殼 RoHS:否 制造商:Bud Industries 產(chǎn)品:Wall Mount Enclosures 類型:Single Door NEMA 額定值:3R 外部深度:254 mm 外部高度:305 mm 外部寬度:305 mm 面板寬度:261 mm 面板高度:261 mm 材料:Steel 顏色:Gray 通風(fēng):Not Available
DK12S16 功能描述:電氣外殼 RoHS:否 制造商:Bud Industries 產(chǎn)品:Wall Mount Enclosures 類型:Single Door NEMA 額定值:3R 外部深度:254 mm 外部高度:305 mm 外部寬度:305 mm 面板寬度:261 mm 面板高度:261 mm 材料:Steel 顏色:Gray 通風(fēng):Not Available