參數(shù)資料
型號(hào)： DLKPC192S
英文描述： 10Gbps Ethernet LAN Physical Coding Sublayer (PCS) Device
中文描述： 10Gbps的以太網(wǎng)物理編碼子層（PCS）設(shè)備
文件頁(yè)數(shù)： 21/25頁(yè)
文件大?。?/td> 360K
代理商： DLKPC192S
!
SLLS536
–
AUGUST 2002
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing
—
reference clocks
RFC clock requirements
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
f, frequency
Maximum data rate
TYP
–
0.01%
156.25
TYP+0.01%
MHz
Frequency tolerance
–
100
100
ppm
Duty cycle
45%
50%
55%
Jitter, peak-to-peak
40
ps
XBIC clock requirements
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
f, frequency
Maximum data rate
TYP
–
0.01%
644.53125
TYP+0.01%
MHz
Frequency tolerance
–
100
100
ppm
Duty cycle
45%
50%
55%
Jitter, peak-to-peak
40
ps
A note on timing diagrams:
The IEEE standard defines the data-valid levels between 20% and 80% of the maximum voltage. On the
XSBI interface, with realistic rise and fall times specified and met at 400 ps for both the data and clock, this
would leave no margin onT
CQ_PRE
and T
CQ_POST
for the following variables: data-to-data matching (16
lines), clock-to-data matching, process variation, temperature variation, voltage variation, jitter sources
internal and external. This specification is not possible to meet given this definition. Additionally, the ASIC
design tools currently on the market report all timing parameters at the 50% points. Also, LVDS cells
typically latch very close to the 50% points making a larger data-invalid window unnecessary. For these
reasons, timing specifications in the following four sections are interpreted for data valid at the 50% crossing
points.
XSBI
The XSBI transmit interface timings are detailed in Table 12 and shown in Figure 12.
Figure 12. XSBI Transmit Timing Diagram
50%
50%
TXC
TXD(15:0)
t(PERIOD)
t(CQ_PRE)
t(CQ_POST)
Valid Data
Valid Data
Valid Data
Table 12. XSBI Transmit AC Specification
PARAMETER
MIN
TYP
MAX
UNIT
t(PERIOD)
t(CQ_PRE)
t(CQ_POST)
t(DUTY)
NOTE: Minimum data-invalid window with respect to TXC
PMA_TX_CLK period for LAN operation
1.551360
1.551515
1.551670
ns
Data-invalid window prior to TXC
200
ps
Data-invalid window after TXC
200
ps
PMA_TX_CLK duty cycle
40%
60%
相關(guān)PDF資料
PDF描述
DLM-SER ASIC
DLM10 LED Bulb Replacement; Color:Cold White; Lens Color:Clear; Luminous Intensity (MSCP):14000; Voltage Rating:12VDC; Forward Current:20mA; Forward Voltage:12VDC; LED Color:White; Leaded Process Compatible:Yes
DLM10B 1.0A Ultrahigh-Speed Rectifier
DLM10C 1.0A Ultrahigh-Speed Rectifier
DLM10E 1.0A Ultrahigh-Speed Rectifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DLKPC192SGNT 功能描述:IC ETHERNET LAN PCS 289-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
DLL-048R-2.14G 制造商:MERRIMAC 制造商全稱:MERRIMAC 功能描述:DELAY LINE
DLL-057R-0.94G 制造商:MERRIMAC 制造商全稱:MERRIMAC 功能描述:DELAY LINE
DLL-095R-2.14G 制造商:MERRIMAC 制造商全稱:MERRIMAC 功能描述:DELAY LINE
DLL-100R-2.14G 制造商:MERRIMAC 制造商全稱:MERRIMAC 功能描述:DELAY LINE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*