參數(shù)資料
型號(hào): DS3112N
英文描述: RECT BRIDGE GPP 15A 600V GBJ
中文描述: 坦佩化T3/E3復(fù)用器3.3化T3/E3成幀器和M13/E13/G.747復(fù)用器
文件頁數(shù): 100/135頁
文件大?。?/td> 585K
代理商: DS3112N
DS3112
100 of 135
10. FEAC CONTROLLER
10.1 General Description
The DS3112 contains an onboard FEAC controller. When the device is operated in the T3 mode, the
FEAC controller is only active in the C-Bit Parity Mode. When the device is operated in the E3 mode, the
user has the option to connect the FEAC controller to the Sn bit position. On the receive side, the FEAC
controller is always connected to the receive E3 framer. If the host does not wish to use the FEAC
controller for the Sn bit, then the status updates provided by the FEAC controller are ignored. On the
transmit side, the host selects the source of the Sn via the E3SnC0 and E3SnC1 controls bits in the T3/E3
Control Register (Section 5.2).
The DS3112 can both detect and generate Far End Alarm Code Words (FEAC). The FEAC code word is
a repeating 16 bit pattern of the form ...0xxxxxx011111111... where the rightmost bit is transmitted first.
The FEAC code word must be transmitted at least 10 times. When no FEAC code word is being
transmitted, the data pattern should be forced to all ones.
The receive FEAC detector does a bit by bit search for a data pattern of the form of a FEAC code word.
Once found, the receive FEAC detector validates incoming code words by checking to see that the same
code word is found in three consecutive opportunities. Once validated, a code word is considered no
longer present when it is received incorrectly twice in a row. Once a code word is validated, the Receive
FEAC Code Word Detect (RFCD) status bit is set and the code word is written into the Receive FEAC
FIFO for the host to read. The host can use the RFCD status to know when to read the Receive FEAC
FIFO. The Receive FEAC FIFO is four code words deep. If the FIFO is full when the receive FEAC
detector attempts to write a new incoming code word, the latest incoming code word(s) will be discarded
and the Receive FEAC FIFO Overflow (RFFO) status bit will be set.
The DS3112 can transmit two different FEAC code words. This is useful if the host wishes to generate a
Loopback Command which is made up of 10 FEAC code words that indicate the type of loopback
followed by 10 FEAC code words that indicate which line is to be looped back.
10.2 FEAC CONTROL REGISTER DESCRIPTION
Register Name:
FCR
Register Description:
FEAC Control Register
Register Address:
90h
Bit #
7
6
5
4
Name
TFS1
TFS0
TFCA5
TFCA4
Default
0
0
0
0
Bit #
15
14
13
12
Name
RFR
IERFI
TFCB5
TFCB4
Default
0
-
0
0
Note:
Bits that are underlined are read-only; all other bits are read-write.
3
2
1
0
TFCA3
0
TFCA2
0
TFCA1
0
TFCA0
0
11
10
9
8
TFCB3
0
TFCB2
0
TFCB1
0
TFCB0
0
相關(guān)PDF資料
PDF描述
DS3112RD RECT BRIDGE GPP 15A 800V GBJ
DS3134 Chateau Channelized T1 And E1 And HDLC Controller
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112N+W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112NC1 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube
DS3112ND1E 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS3112RD 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray