- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376976 > DS3112N RECT BRIDGE GPP 15A 600V GBJ PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3112N |
| 英文描述： | RECT BRIDGE GPP 15A 600V GBJ |
| 中文描述： | 坦佩化T3/E3復(fù)用器3.3化T3/E3成幀器和M13/E13/G.747復(fù)用器 |
| 文件頁數(shù)： | 52/135頁 |
| 文件大?。?/td> | 585K |
| 代理商： | DS3112N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
DS3112
52 of 135
Bit 3/T3 C-Bit Parity Error Insert (T3CPBEI).
A zero to one transition on this bit will cause a single
T3 C-Bit parity error event to be inserted into the transmit data stream. A T3 parity event is defined as
flipping the proper polarity of all three CP bits in a T3 Frame. (See Section 15.2 for details about the CP
bits.) Once this bit has been toggled from a zero to a one, the device waits for the next T3 frame to flip
the three CP bits. This bit must be cleared and set again for a subsequent error to be inserted. Toggling
this bit has no affect when the T3 framer is not operated in the C-Bit parity mode (See Section 4.2 for
details about the C-Bit Parity mode.) or when the device is operated in the E3 mode. In the Manual Error
Insert mode (MEIMS = 1), errors will be inserted on each toggle of the FTMEI input signal as long as this
bit is set high. When this bit is set low, no errors will be inserted.
Bit 4/Frame Bit Error Insert (FBEI).
A zero to one transition on this bit will cause the transmit framer
to generate framing bit errors. The type of framing bit errors inserted is controlled by the FBEIC0 and
FBEIC1 bits (see discussion below). Once this bit has been toggled from a 0 to a 1, the device waits for
the next possible framing bit to insert the errors. This bit must be cleared and set again for a subsequent
error to be inserted. In the Manual Error Insert mode (MEIMS = 1), errors will be inserted on each toggle
of the FTMEI input signal as long as this bit is set high. When this bit is set low, no errors will be
inserted.
Bits 5 and 6/Frame Bit Error Insert Control Bits 0 and 1 (FBEIC0 and FBEIC1).
FBEIC1
FBEIC0
TYPE OF FRAMING BIT ERROR INSERTED
T3 Mode:
A single F-bit error
E3 Mode:
A single FAS word of 1111000000 is generated instead of the
normal FAS word, which is 1111010000 (i.e., only 1 bit inverted)
T3 Mode:
A single M-bit error
E3 Mode:
A single FAS word of 0000101111 is generated instead of the
normal FAS word, which is 1111010000 (i.e., all FAS bits are inverted)
T3 Mode:
Four consecutive F-bit errors (causes the far end to lose
synchronization)
E3 Mode:
Four consecutive FAS words of 1111000000 are generated instead
of the normal FAS word, which is 1111010000 (i.e., only 1 bit inverted; causes
the far end to lose synchronization)
T3 Mode:
Three consecutive M-bit errors (causes the far end to lose
synchronization)
E3 Mode:
Four consecutive FAS words of 0000101111 are generated instead
of the normal FAS word, which is 1111010000 (i.e., all FAS bits are inverted;
causes the far end to lose synchronization)
Bit 7/Manual Error Insert Mode Select (MEIMS).
When this bit is set low, the device will insert errors
on each 0 to 1 transition of the BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bits. When this bit is set
high, the device will insert errors on each 0 to 1 transition of the FTMEI input signal. The appropriate
BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bit must be set to one for this to occur. If all of the
BPVI, EXZI, T3PBEI, T3CPBEI, and FBEI control bits are set to zero, no errors are inserted.
0 = use zero to one transition on the BPVI, EXZI, T3PBEI, T3CPBEI, or FBEI control bits to insert
errors
1 = use zero to one transition on the FTMEI input signal to insert errors
0
0
0
1
1
0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3112RD | RECT BRIDGE GPP 15A 800V GBJ |
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3171N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112NC1 | 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube |
| DS3112ND1E | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3112RD | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。