DS3112
12 of 135
PIN
F1
G3
G2
G1
B3
A2
B2
D5
A3
A9
B9
C9
C8
B8
A7
A8
A10
B10
C10
C11
A11
B6
SYMBOL
CD12
CD13
CD14
CD15
CIM
CINT*
CMS
CRD*(CDS*)
CWR*(CR/W*)
FRCLK
FRD
FRDEN
FRLOF
FRLOS
FRMECU
FRSOF
FTCLK
FTD
FTDEN
FTMEI
FTSOF
G.747E
TYPE
I/O
I/O
I/O
I/O
I
O
I
I
I
O
O
O
O
O
I
O
I
I
O
I
I/O
I
SIGNAL DESCRIPTION
CPU Bus Data Bit 12.
CPU Bus Data Bit 13.
CPU Bus Data Bit 14.
CPU Bus Data Bit 15. MSB.
CPU Bus Intel/Motorola Bus Select. 0 = INTEL, 1 = MOT.
CPU Bus Interrupt.
CPU Bus Mode Select. 0 = 16 Bit, 1 = 8 Bit Mode.
CPU Bus Read Enable (CPU Bus Data Strobe).
CPU Bus Write Enable (CPU Bus Read/Write Select).
Receive Framer (T3 or E3) Clock Output.
Receive Framer (T3 or E3) Data Output.
Receive Framer (T3 or E3) Data Enable Output.
Receive Framer (T3 or E3) Loss Of Frame Output.
Receive Framer (T3 or E3) Loss Of Signal Output.
Receive Framer (T3 or E3) Manual Error Counter Update.
Receive Framer (T3 or E3) Start Of Frame Pulse.
Transmit Framer (T3 or E3) Clock Input.
Transmit Framer (T3 or E3) Data Input.
Transmit Framer (T3 or E3) Data Enable Output.
Transmit Framer (T3 or E3) Manual Error Insert Pulse.
Transmit Framer (T3 or E3) Start Of Frame Pulse.
G.747 Mode Enable. 0 = Normal T3 Mode,
1 = G.747 Mode.
High Speed (T3 or E3) Port Receive Clock Input.
High Speed (T3 or E3) Port Receive Negative Data Input.
High Speed (T3 or E3) Port Receive Positive or NRZ Data
Input.
High Speed (T3 or E3) Port Transmit Clock Output.
High Speed (T3 or E3) Port Transmit Negative Data
Output.
High Speed (T3 or E3) Port Transmit Positive or NRZ
Data Output.
JTAG IEEE 1149.1 Test Serial Clock.
JTAG IEEE 1149.1 Test Serial Data Input.
JTAG IEEE 1149.1 Test Serial Data Output.
JTAG IEEE 1149.1 Test Mode Select.
JTAG IEEE 1149.1 Test Reset.
Low Speed (T1 or E1) Port Common Receive Clock Input.
Low Speed (T1 or E1) Receive Clock from Port 1.
Low Speed (T1 or E1) Receive Clock from Port 2.
Low Speed (T1 or E1) Receive Clock from Port 3.
Low Speed (T1 or E1) Receive Clock from Port 4.
Low Speed (T1 or E1) Receive Clock from Port 5.
Low Speed (T1 or E1) Receive Clock from Port 6.
A13
C12
B13
HRCLK
HRNEG
HRPOS
I
I
I
B14
A14
HTCLK
HTNEG
O
O
C14
HTPOS
O
D7
B5
A4
A5
C6
G20
N2
R1
R3
U2
V2
Y2
JTCLK
JTDI
JTDO
JTMS
JTRST*
LRCCLK
LRCLK1
LRCLK2
LRCLK3
LRCLK4
LRCLK5
LRCLK6
I
I
O
I
I
I
O
O
O
O
O
O