參數(shù)資料
型號: EWIXP460AC
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 400 MHz, RISC PROCESSOR, PBGA544
封裝: LEAD FREE, PLASTIC, BGA-544
文件頁數(shù): 80/163頁
文件大?。?/td> 1123K
代理商: EWIXP460AC
Functional Overview
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
May 2005
Document Number: 306261-002
23
The independent NPEs and MACs allow parallel processing of data traffic on the MII interfaces
and off loading of processing required by the Intel XScale core. The IXP45X/IXP46X network
processors are compliant with the IEEE 802.3 specification.
In addition to the MII interfaces, the IXP45X/IXP46X network processors include a single
management data interface that is used to configure and control PHY devices that are connected to
the MII interfaces. The IXP45X/IXP46X network processors provide support for serial media
independent interface (SMII).
3.1.4
UTOPIA Level 2
The integrated UTOPIA Level 2 interface works with a network-processing engine core for several
of the IXP45X/IXP46X network processors. The pins of the UTOPIA Level 2 interface are
multiplexed with one of the MII/SMII interfaces. (See Table 3 for details.)
The UTOPIA Level 2 interface supports a single- or a multiple-physical-interface configuration
with cell-level or octet-level handshaking. The network processing engine handles segmentation
and reassembly of ATM cells, CRC checking/generation, and transfer of data to/from memory.
This allows parallel processing of data traffic on the UTOPIA Level 2 interface, off-loading these
processing tasks from the Intel XScale core.
The IXP45X/IXP46X network processors are compliant with the ATM Forum, UTOPIA Level 2
Specification, Revision 1.0.
3.1.5
USB 1.1 Device Interface
The integrated USB 1.1 device interface supports full-speed operation and 16 endpoints and
includes an integrated transceiver.
There are:
Six isochronous endpoints (three input and three output)
One control endpoints
Three interrupt endpoints
Six bulk endpoints (three input and three output)
3.1.6
USB 2.0 Host Interface
USB Host functionality is implemented on the IXP45X/IXP46X network processors. The function
being performed is defined by the USB 2.0 specification, maintained by usb.org and the interface is
(largely) EHCI compliant, as defined by Intel.
Not all features defined by the 2.0 specification are supported for this implementation. The
following is a partial list of supported features:
Host function
Low-speed interface
Full-speed interface
EHCI register interface
相關(guān)PDF資料
PDF描述
EWIXP455ABT 266 MHz, RISC PROCESSOR, PBGA544
EX5-R-PL 16 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER
EXH2E106HR PLASTIC FILM CAPACITORS
EXH2E205HR PLASTIC FILM CAPACITORS
EXH2E255HR PLASTIC FILM CAPACITORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EWIXP460BAD 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
EWJKXA066A15 制造商:Panasonic Industrial Company 功能描述:CONTROL
EWK105BJ224MP-F 制造商:TAIYO YUDEN 功能描述:Cut Tape 制造商:Taiyo Yuden 功能描述:Ceramic capacitor LWDC 0402 220nF 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85°C Paper T/R
EWK105BJ224MPHF 功能描述:CAP CER 0.22UF 16V X5R 0204 制造商:taiyo yuden 系列:LWDC?,LW 包裝:剪切帶(CT) 零件狀態(tài):在售 電容:0.22μF 容差:±20% 電壓 - 額定:16V 溫度系數(shù):X5R 工作溫度:-55°C ~ 85°C 特性:低 ESL 型(倒置結(jié)構(gòu)) 等級:AEC-Q200 應(yīng)用:汽車,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0204(0610 公制) 大小/尺寸:0.020" 長 x 0.039" 寬(0.52mm x 1.00mm) 高度 - 安裝(最大值):- 厚度(最大值):0.014"(0.35mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:1
EWK105C6104MPHF 功能描述:CAP CER 0.10UF 16V X6S 0204 制造商:taiyo yuden 系列:LWDC?,LW 包裝:剪切帶(CT) 零件狀態(tài):在售 電容:0.1μF 容差:±20% 電壓 - 額定:16V 溫度系數(shù):X6S 工作溫度:-55°C ~ 105°C 特性:低 ESL 型(倒置結(jié)構(gòu)) 等級:AEC-Q200 應(yīng)用:汽車,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0204(0610 公制) 大小/尺寸:0.020" 長 x 0.039" 寬(0.52mm x 1.00mm) 高度 - 安裝(最大值):- 厚度(最大值):0.014"(0.35mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:1