參數(shù)資料
型號(hào)： LH28F320S5H-L
廠商： Sharp Corporation
英文描述： 32M-BIT ( 2Mbit x16 / 4Mbit x8 )Boot Block Flash MEMORY(32M位( 2M位 x16 / 4M位 x8 )Boot Block 閃速存儲(chǔ)器)
中文描述： 32兆位（2Mbit的x16 /的4Mb × 8）啟動(dòng)塊閃存（32兆位（200萬(wàn)位x16 / 4分位× 8）啟動(dòng)塊閃速存儲(chǔ)器）
文件頁(yè)數(shù)： 18/50頁(yè)
文件大?。?/td> 338K
代理商： LH28F320S5H-L
- 18 -
be set to "1".
LH28F320S5-L/S5H-L
4.6
Block erase is executed one block at a time and
initiated by a two-cycle command. A block erase
setup is first written, followed by a block erase
confirm. This command sequence requires
appropriate sequencing and an address within the
block to be erased (erase changes all block data to
FFH). Block preconditioning, erase and verify are
handled internally by the WSM (invisible to the
system). After the two-cycle block erase sequence
is written, the device automatically outputs status
register data when read (see
Fig. 3
). The CPU can
detect block erase completion by analyzing the
output data of the STS pin or status register bit
SR.7.
Block Erase Command
When the block erase is complete, status register
bit SR.5 should be checked. If a block erase error
is detected, the status register should be cleared
before system software attempts corrective actions.
The CUI remains in read status register mode until
a new command is issued.
This two-step command sequence of set-up
followed by execution ensures that block contents
are not accidentally erased. An invalid Block Erase
command sequence will result in both status
register bits SR.4 and SR.5 being set to "1". Also,
reliable block erasure can only occur when V
CC
=
V
CC1/2
and V
PP
= V
PPH1
. In the absence of this
high voltage, block contents are protected against
erasure. If block erase is attempted while V
PP
≤
V
PPLK
, SR.3 and SR.5 will be set to "1". Successful
block erase requires that the corresponding block
lock-bit be cleared or if set, that WP# = V
IH
. If block
erase is attempted when the corresponding block
lock-bit is set and WP# = V
IL
, SR.1 and SR.5 will
4.7
This command followed by a confirm command
(D0H) erases all of the unlocked blocks. A full chip
erase setup is first written, followed by a full chip
erase confirm. After a confirm command is written,
device erases the all unlocked blocks from block 0
to block 63 block by block. This command
sequence requires appropriate sequencing. Block
preconditioning, erase and verify are handled
internally by the WSM (invisible to the system).
After the two-cycle full chip erase sequence is
written, the device automatically outputs status
register data when read (see
Fig. 4
). The CPU can
detect full chip erase completion by analyzing the
output data of the STS pin or status register bit
SR.7.
Full Chip Erase Command
When the full chip erase is complete, status register
bit SR.5 should be checked. If erase error is
detected, the status register should be cleared
before system software attempts corrective actions.
The CUI remains in read status register mode until
a new command is issued. If error is detected on a
block during full chip erase operation, WSM stops
erasing the block and begin to erase the next
block. Reading the block valid status by issuing
Read ID Codes command or Query command
informs which blocks failed to its erase.
This two-step command sequence of set-up
followed by execution ensures that block contents
are not accidentally erased. An invalid Full Chip
Erase command sequence will result in both status
register bits SR.4 and SR.5 being set to "1". Also,
reliable full chip erasure can only occur when V
CC
=
V
CC1/2
and V
PP
= V
PPH1
. In the absence of this
high voltage, block contents are protected against
erasure. If full chip erase is attempted while V
PP
≤
V
PPLK
, SR.3 and SR.5 will be set to "1". When
WP# = V
IH
, all blocks are erased independent of
block lock-bits status. When WP# = V
IL
, only
unlocked blocks are erased. Full chip erase can not
be suspended.
相關(guān)PDF資料
PDF描述
LH28F320SKTD-L70 32MB(2MB x8/1MB x 16 x2 Bank)Smart3/5 Dual Work Flash Memory(32M位(2M位 x8/1M位 x 16 x2 組)Smart3/5 雙工作模式閃速存儲(chǔ)器)
LH28F320SKTD 32M Flash Memory(32M閃速存儲(chǔ)器)
LH28F400BVE-TL85 4MB (512KB x 8/256KB x 16) SmartVoltage Flash Memory(4M位(512K位 x 8/256K位x 16)閃速存儲(chǔ)器)
LH28F400BVHE-TL85 4MB (512KB x 8/256KB x 16) SmartVoltage Flash Memory(4M位(512K位 x 8/256K位x 16)閃速存儲(chǔ)器)
LH28F400SUE-NC60 4M (512K 】 8, 256K 】 16) Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH28F320S5HNS-L90 功能描述:IC FLASH 32MBIT 90NS 56SSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
LH28F320S5-L12 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16) Smart 5 Flash MEMORY
LH28F320S5-L90 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16) Smart 5 Flash MEMORY
LH28F320S5NS-L90 功能描述:IC FLASH 32MBIT 90NS 56SSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
LH28F320SKTD-L70 功能描述:IC FLASH 32MBIT 70NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*