- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370847 > M37641M8-XXXHP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M37641M8-XXXHP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 36/149頁 |
| 文件大?。?/td> | 1997K |
| 代理商： | M37641M8-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁
36
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
G
Receive Errors
If there is an error, it is detected at the same time that data is
transferred from the receive shift register to the receive buffer reg-
ister, and the Receive Buffer Full Flag is set to
“
1
”
. The all error
flags PER, FER, OER and SER are cleared to
“
0
”
when the
UARTx status register is read, at the hardware reset or initializa-
tion by setting the Transmit Initialization Bit.
The Summing Error Flag (SER) is set to
“
1
”
when any one of the
PER, FER and OER is set to
“
1
”
.
The Parity Error Flag (PER) is set to
“
1
”
when the sum total of 1s
of received data and the parity does not correspond with the se-
lection with the Parity Select Bit (PMD). It is enabled only if the
Parity Enable Bit (bit 5 of UxMOD) is set to
“
1
”
.
The Framing Error Flag (FER) is set to
“
1
”
when the number of
stop bit of the received data does not correspond with the selec-
tion with the Stop Bit Length Select Bit (STB).
The Overrun Flag Flag (OER) is set to
“
1
”
if the previous data in
the low-order byte of the receive buffer register 1 (addresses
0034
16
, 003C
16
) is not read before the current receive operation is
completed. It is also set
“
1
”
if any one of error flags is
“
1
”
for the
previous data and the current receive operation is completed. Be
sure to read UARTx status register to clear the error flags before
the next reception has been completed.
[UARTx (x = 1, 2) Control Register (UxCON)] 0033
16
, 003B
16
The UARTx control register consists of eight control bits for the
UARTx function. This register can enable the CTS, RTS and
UART address mode.
If the Transmit Enable Bit (TEN) is set to
“
0
”
(disabled) while a
data is being transmitted, the transmitting operation will stop after
the data has been transmitted. If the Receive Enable Bit (REN) is
set to
“
0
”
(diabled) while a data is being received, the receiving
operation will stop after the data has been received.
When setting the Transmit Initialization Bit (TIN) to
“
1
”
, the TEN bit
is set to
“
0
”
and the UARTx status register will be set to
“
03
16
”
af-
ter the data has been transmitted. To retransmit, set the TEN to
“
1
”
and set a data to the transmit buffer register again. The TIN bit will
be cleared to
“
0
”
one cycle later after the TIN bit has been set to
“
1
”
.
Setting the Receive Initialization Bit (RIN) to
“
1
”
sets all of the
REN, RBF and the receive error flags (PER, FER, OER, SER) to
“
0
”
. The RIN bit will be cleared to
“
0
”
one cycle later after the RIN
bit has been set to
“
1
”
.
When CTS or RTS function is disabled, pins CTS
1
and CTS
2
or
RTS
1
and RTS
2
can be used as ordinary I/O ports, correspond-
ingly.
[UARTx Transmit/Receive Buffer Registers 1, 2 (UxTRB1/
UxTRB2)] 0034
16
, 0035
16
, 003C
16
, 003D
16
The transmit buffer register and the receive buffer register are lo-
cated at the same address. The transmit buffer register is
write-only and the receive buffer register is read-only. If a charac-
ter bit length is 7 bits, the MSB of received data is invalid. If a
character bit length is 7 or 8 bits, the received contents of UxTRB2
are also invalid. If a character bit length is 9 bits, the received
high-order 7 bits of UxTRB2 are
“
0
”
.
[UARTx (x = 1, 2) RTS Control Register (UxRTS)] 0036
16
,
003E
16
The delay time from the reception of the last stop bit to the asser-
tion of RTSx is selectable using the RTS Assertion Delay Count
Select Bits. If the stop bit is detected before RTS assertion delay
time has expired, the RTSx pin is kept
“
H
”
. The RTS assertion de-
lay count starts after the last data reception is completed.
Setting the RIN bit to
“
1
”
resets the UxRTS. After setting the RIN
bit to
“
1
”
, set this UxRTS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37702M2-127FP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702S1AFP | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37702S1BFP | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37702M2A | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37702M2B | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M376420RS | 制造商:OKI 功能描述:3764-20 NOTES |
| M3764-20RS | 制造商:OKI 功能描述:3764-20 NOTES 制造商: 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP 制造商:OK International 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP |
| M3-7643A-S | 制造商:Harris Corporation 功能描述: |
| M37643F8E8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37643F8M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。