參數(shù)資料
型號： M37641M8-XXXHP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁數(shù)： 44/149頁
文件大?。?/td> 1997K
代理商： M37641M8-XXXHP
44
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
USB Transmission
Endpoint 0 to Endpoint 4 have IN (transmit) FIFOs individually.
Each endpoint
’
s FIFO is configured in following way:
Endpoint 0: 16-byte
Endpoint 1: Mode 0: 512-byte
Mode 1: 1024-byte
Mode 2: 0-byte
Mode 3: 2048-byte
Mode 4: 768-byte
Mode 5: 880-byte
Endpoint 2: Mode 0: 32-byte
Mode 1: 128-byte
Endpoint 3: 16-byte
Endpoint 4: 16-byte
When Endpoint 1 or Endpoint 2 is used for data transmit, the IN
FIFO size can be selected. Endpoint 1 and Endpoint 2 have pro-
grammable IN-FIFOs size; 6 modes for Endpoint 1, and 2 modes
for Endpoint 2. Each mode can be selected by the USB endpoint
FIFO mode selection register (address 005F
16
).
When writing data to the USB Endpoint-x FIFO (addresses 0060
16
to 0064
16
) in the SFR area, the internal write pointer for the IN
FIFO is automatically increased by 1. When the AUTO_SET bit is
“
1
”
and if the stored data reaches to the max. packet value set in
USB Endpoint x IN max. packet size register (address 005B
16
),
the USB FCU sets the IN_PKT_RDY bit to
“
1
”
. When the
AUTO_SET bit is
“
0
”
, the IN_PKT_RDY bit will not be automati-
cally set to
“
1
”
; it must be set to
“
1
”
by software. (The AUTO_SET
bit function is not applicable to Endpoint 0.)
The USB FCU transmits the data when it receives the next IN to-
ken. The IN_PKT_RDY bit automatically goes to
“
0
”
when the data
transfer is complete.
G
Isochronous transfer
Endpoints 1 to 4 can be used in isochronous transfer mode. When
using isochronous transfer mode, the ISO/TOGGLE_INIT bit must
be set to
“
1
”
. When ISO_UPDATE =
“
1
”
and the corresponding
endpoint
’
s ISO/TOGGLE_INIT bit =
“
1
”
, the USB FCU delays the
rise of the IN_PKT_RDY bit until the next SOF signal transmis-
sion. In this way, the USB FCU can synchronize a transmit data to
the SOF signal.
G
Interrupt transfer mode
Endpoints 1 to 4 can be used in interrupt transfer mode. During a
regular interrupt transfer, an interrupt transaction is similar to the
bulk transfer. Therefore, there is no special setting required. When
IN-endpoint is used for a rate feedback interrupt transfer, INTPT
bit of the IN_CSR register must be set to
“
1
”
. Once the INTPT bit
is set, data toggling occurs every time a data packet is transmitted
to the host, regardless of the handshake packet availability or
type. The following steps show how to configure the IN-endpoint
for the rate feedback interrupt transfer.
1. Set a value which is larger than 1/2 of the USB Endpoint-x FIFO
size to the USB Endpoint x IN max. package size register.
2. Set INTPT bit to
“
1
”
.
3. Flush the old data in the FIFO.
4. Load interrupt status information and set IN_PKT_RDY bit to
“
1
”
.
5. Repeat steps 3 and 4.
In a real application, the function-side always has transfer data
when the function sends an endpoint in a rate feedback interrupt.
Accordingly, the USB FCU never returns a NAK against the host
IN token for the rate feedback interrupt. The USB FCU always
transmits data in the FIFO in response to an IN token, regardless
of IN_PKT_RDY.
When MAXP size
≤
(a half of IN FIFO size), the IN FIFO can store
two packets (called double buffer). At this time, the IN FIFO sta-
tus can be checked by monitoring the IN_PKT_RDY bit and the
TX_NOT_EPT flag. The TX_NOT_EPT flag is a read-only flag
which shows the FIFO state. When IN_PKY_RDY = 0 and
TX_NOT_EPT = 0, IN FIFO is empty. When IN_PKY_RDY = 0 and
TX_NOT_EPT = 1, IN FIFO has one packet.
In double buffer mode, as long as the IN FIFO is not filled with
double packets, IN_PKT_RDY will not be set to
“
1
”
, even if it is set
to
“
1
”
by software, but TX_NOT_EPT flag will be set to
“
1
”
. In
single buffer mode, if MAXP > (a half of IN FIFO), this condition
never occurs.
When IN_PKT_RDY =
“
1
”
and TX_NOT_EPT =
“
1
”
, IN FIFO holds
two packets in double buffer mode and one packet in single
packet mode. In single packet mode, when the IN_PKT_RDY bit is
set to
“
1
”
by software, the TX_NOT_EPT flag is set to
“
1
”
as well.
During double buffer mode, if you want to load two packets se-
quentially, you must set the IN_PKT_RDY bit to
“
1
”
each time a
packet is loaded.
相關(guān)PDF資料
PDF描述
M37702M2-127FP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37702S1AFP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37702S1BFP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37702M2A Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37702M2B Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M376420RS 制造商:OKI 功能描述:3764-20 NOTES
M3764-20RS 制造商:OKI 功能描述:3764-20 NOTES 制造商: 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP 制造商:OK International 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP
M3-7643A-S 制造商:Harris Corporation 功能描述:
M37643F8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37643F8M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*