- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69015 > M37920FCCHP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M37920FCCHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 149/158頁 |
| 文件大?。?/td> | 1261K |
| 代理商： | M37920FCCHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁當(dāng)前第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
90
(4) Link array chain transfer mode
Figure 85 shows the perameter memory map in the link array chain
transfer mode. As shown in this figure, not only the transfer source’s
transfer start address, transfer destination’s transfer start address,
and number of transfer bytes, but also the start address of the
memory block which contains the next transfer parameters is stored.
In the transfer parameter of the last block, be sure to set “00000016”
as the start address of the next transfer parameter. For 1-bus cycle
transfer, the external I/O side’s parameters are not needed.
In the link array chain transfer, also, the DMAi mode registers L and
H, DMAi control register, and DMAC control registers L and H must
be set up. Into the SAR, write the start address of the memory block
that stores the parameters for the first transfer. This value is then
written into the TPR. Be sure that an even-numbered address is set
to the start address.
Nothing needs to be written in the DAR. Write the value 1 or more
into the TCR. When the DMA enable bit is set to “1“ after completion
of the above setup, DMA transfer becomes enabled.
In the link array chain transfer, the transfer parameters are first read
from the transfer parameter memory and then written into the SAR,
DAR, and TCR. Further, the start address of the memory block that
contains the next parameters has been written into the TPR. In the
link array chain transfer mode, the state so far is referred to as the
array state.
The DMA controller sequentially outputs the transfer parameters to
the address bus, beginning with the start address of the memory
block, storing the transfer parameters. The read data are sequen-
tially stored into the SAR, DAR, and TCR, and then the start address
of the memory block, containing the next parameters, is written into
the TPR. A DMA transfer is made in accordance with the parameters
read from the transfer parameter memory. The transfer state is the
same as in the single transfer mode. The contents of the TCR are
decremented by 1 or 2 each time when 1-transfer-unit data has been
transferred.
Even when the contents of the TCR become 0, the DMA request bit
and DMA enable bit are not cleared to “0” but the array state starts
again. When the contents of the TPR are 0 at this time, however, “L”
level is output into pin TC to clear the DMA request bit and DMA en-
able bit to “0” and terminate the link array chain transfer. At the same
timing, the interrupt request bit of the DMA interrupt control register
is set to “1”.
In the cycle steal transfer at the link array chain transfer mode, one
array state and the transfer cycle of 1 transfer unit are made by one
DMA request.
Figures 86 and 87 show timing diagram examples in the link array
chain transfer mode (burst transfer mode).
Fig. 85 Parameter memory map example in link array chain trans-
fer mode
Transfer source’s transfer start address 1
Transfer destination’s transfer start address 1
Number of transfer bytes 1
Transfer parameter address 2
Transfer source’s transfer start address 4
Transfer destination’s transfer start address 4
Number of transfer bytes 4
Transfer parameter address 5
Transfer
parameters
for
1
block
Transfer parameter
address 4
Transfer source’s transfer start address 3
Transfer destination’s transfer start address 3
Number of transfer bytes 3
Transfer parameter address 4
Transfer parameter
address 3
Transfer source’s transfer start address 2
Transfer destination’s transfer start address 2
Number of transfer bytes 2
Transfer parameter address 3
Transfer parameter
address 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37920FCCGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLSP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039FFLKP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38049FFLWG | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
| M37P75C4P3 | 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
| M37S07K4F3 | 功能描述:汽車連接器 Sckt Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。