- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45179 > MB86965A 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 PDF資料下載
參數(shù)資料
| 型號： | MB86965A |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 13/76頁 |
| 文件大?。?/td> | 394K |
| 代理商： | MB86965A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
MB86965
20
Table 5. Internal Register Address Map continued...
REGISTER
BANK
SWITCHING
SYSTEM ADDRESS
REGISTER
RBS1
RBS0
SA4
SA3
SA2
SA1
SA0
Name
Description
X
1
0
1
0
BMPR18
I/O Base Address. Read Only.
X
1
0
1
BMPR19
Jumperless Configuration. Read Only.
X
1
0
1
0
Reserved
Not used.
X
1
0
1
0
1
Reserved
Not used.
X
1
0
1
0
Reserved
Not used.
X
1
0
1
Reserved
Not used.
X
1
0
IDRB0
ID ROM Byte 0
X
1
0
1
IDRB1
ID ROM Byte 1
X
1
0
1
0
IDRB2
ID ROM Byte 2
X
1
0
1
IDRB3
ID ROM Byte 3
X
1
0
IDRB4
ID ROM Byte 4
X
1
0
1
IDRB5
ID ROM Byte 5
X
1
0
IDRB6
ID ROM Byte 6
X
1
IDRB7
ID ROM Byte 7
Table 5 summarizes the addressing scheme and provides
functional selection criteria for system addressing.
System address is relative to base I/O address selected by
IOSEL<2:0>. Writing to a location within the optional
IDROM space resets the EtherCoupler’s internal registers
and state machines. In System Word mode, data transfers
16 bits at a time on the system bus, or 8 bits at a time by
using EtherCoupler byte lane controls. In 16-bit mode,
even direct addresses select the registers when transfer-
ring to and from the registers. For example, address
xxx0H accesses the Transmit/Receive Status registers.
Transmit Status would be on the low byte and Receive
Status on the high byte. Appropriate byte-access
processor instructions access high and low bytes
separately.
Tables 6–11 describe control and status bits.
Table 6. Control and Status Bits, DLCR0-7
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
TX STATUS
DLDR0
TX DONE
NET BSY
TX PKT
RCD
CR LOST
JABBER
COL
16 COL
0
RX STATUS
DLCR1
RX PKT
BUS RD
ERR
DMA EOP
RMT
0900H
SHORT
PKT ERR
ALIGN
ERR
CRC ERR
RX BUF
OVRFLO
TX INT ENABLE
DLCR2
INT EN
0
JABBER
INT EN
0
RX INT ENABLE
DLCR3
INT EN
TX MODE
DLCR4
COL CTR
3
COL CTR
2
COL CTR
1
COL CTR
0
CNTRL &
DREQ
EXTND
LBC
EN TX
DEFER
RX MODE
DLCR5
0
RX BUF
EMPTY
ACPT BAD
PKTS
RX
SHORT
ADDR
ACPT
SHORT
PKTS
RMT RST
AF1
AF0
CONFIG 0
DLCR6
DLC EN
100NS/
150NS
SRAM
SB/SW
BB/BW
TBS 1
TBS 0
BS 1
BS 0
CONFIG 1
DLCR7
ECID 1
ECID 0
PWRDN
RDYPN
SEL
RBS 1
RBS 0
EOPPOL
M..L/L..M
相關PDF資料 |
PDF描述 |
|---|---|
| MB88151APNF-G-500-JNE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-401-JNEFE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-801-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-400-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-200-JNEFE1 | OTHER CLOCK GENERATOR, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965BPF-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86967 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86967PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
發(fā)布緊急采購，3分鐘左右您將得到回復。