參數(shù)資料
型號(hào): MB86967PFV
元件分類(lèi): 微控制器/微處理器
英文描述: 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: PLASTIC, LQFP-100
文件頁(yè)數(shù): 48/129頁(yè)
文件大?。?/td> 1519K
代理商: MB86967PFV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
25
MB86967
7.5 Receive Buffer
Once initialized and enabled, the receiver will automatically load any error-free incoming packets which pass
the address filter into the receive buffer through an on-chip FIFO. An interrupt can be provided to alert the host
processor that a packet is available in the buffer. The host processor can read out received packets as they
become available. Continuous reception can continue as long as the receive buffer does not become full. If the
host processor reads the receive packets from the buffer promptly, the buffer will not fill up. If overflow does
occur, the receiver will stop and an interrupt will be generated to indicate the problem. If this occurs, the buffer
should be emptied so that reception can resume. As soon as space becomes available in the receive buffer, the
receiver will automatically resume reception.
The receive buffer size can vary between a maximum of 30 kilobytes when 2 kilobytes are allocated for the
transmit section and a 32 kilobyte SRAM is used, to a minimum of 4 kilobytes if 4 kilobytes are allocated for the
transmit section and an 8 kilobyte SRAM is used. The receive section dynamically allocates space for each
individual incoming data packet, aligning each at an eight-byte ‘page’ boundary. Each received packet is
preceded by a four byte header which provides packet status and the length of that data packet. The data packets
are linked or chained by internal pointers which use the length value in the packet header to calculate the starting
address of the next packet. This buffer format is shown in Figure 6. Since the MB86967 controls its dedicated
BANK0
BANK1
BANK0
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
2KILOBYTES
6KILOBYTES
2KILOBYTES
4KILOBYTES
BANK0
BANK1
BANK0 2KILOBYTES
30KILOBYTES
2KILOBYTES
28KILOBYTES
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
BANK0
BANK1
BANK0
BANK1
4KILOBYTES
8KILOBYTES
16KILOBYTES
24KILOBYTES
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
Figure 4 Transmit Buffer Configurations
Using 8k
× 8 SRAM
Using 32k
× 8 SRAM
相關(guān)PDF資料
PDF描述
MB881631BPN-G-ERE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631BPN-G-EFE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631CPN-G-ERE1 42 MHz, OTHER CLOCK GENERATOR, PDSO8
MB89123APFM 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48
MB89202P-SH 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86977 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86A21PMC-G-BNDE1 制造商:FUJITSU 功能描述:
MB86A21PMC-G-JNE1 制造商:FUJITSU 功能描述:
MB86A22PMC-ES-BNDE1 制造商:FUJITSU 功能描述: