- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 73/129頁 |
| 文件大?。?/td> | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
48
MB86967
(10) DLCR14 and DLCR15: TDR Registers
DLCR14 and DLCR15 are 14-bit counters that are reset at the start of transmission to count the transmit bits
until a collision occurs or the carrier is dropped.
They are read-only registers. The read values of bits 7 and 6 of DLCR15 is always 0.
2.2 Multicast Address Registers
The multicast address registers select the multicast address packet to receive when the Address Match Mode
bits of DLCR5 are set to 1 and 0, respectively. Multicast addresses are input to a 32-bit CRC circuit and grouped
into 64 by the six rightmost bits of the calculated CRC. Packets with multicast addresses of groups in which set
the bits corresponding to the multicast address registers are received.
The initial values of the multicast address registers are undefined. Reading and writing are possible only when
bit 7 (ENA DLC) of DLCR6 is 1.
2.3 Buffer Memory Port Registers
(1) BMPR8: Buffer Memory Port
BMPR8 is a data port for transferring transmit and receive data between the host system and buffer memory.
When the system interface is in the byte mode, BMPR8 serves as an 8-bit I/O port. When the system interface
is in the 16-bit bus mode, BMPR8 serves as a 16-bit I/O port. In the 16-bit bus mode, other registers can be
accessed in both bytes and words, but this register can be accessed only in words.
In the 16-bit bus mode, setting bit 0 (BYTE SWAP) of DLCR7 permits order swapping between MSB and LSB,
allowing this register to work with both Intel and Motorola processors.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DLCR14
TDR7
TDR6
TDR5
TDR4
TDR3
TDR2
TDR1
TDR0
DLCR15
0
TDR13
TDR12
TDR11
TDR10
TDR9
TDR8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MAR8
MID7
MID6
MID5
MID4
MID3
MID2
MID1
MID0
MAR9
MID15
MID14
MID13
MID12
MID11
MID10
MID9
MID8
MAR10
MID23
MID22
MID21
MID20
MID19
MID18
MID17
MID16
MAR11
MID31
MID30
MID29
MID28
MID27
MID26
MID25
MID24
MAR12
MID39
MID38
MID37
MID36
MID35
MID34
MID33
MID32
MAR13
MID47
MID46
MID45
MID44
MID43
MID42
MID41
MID40
MAR14
MID55
MID54
MID53
MID52
MID51
MID50
MID49
MID48
MAR15
MID63
MID62
MID61
MID60
MID59
MID58
MID57
MID56
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
BMPR8
BMP7
BMP6
BMP5
BMP4
BMP3
BMP2
BMP1
BMP0
BMP15
BMP14
BMP13
BMP12
BMP11
BMP10
BMP9
BMP8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。