- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 97/129頁 |
| 文件大?。?/td> | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當(dāng)前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
7
MB86967
(Continued)
Pin no.
Symbol
Pin name
I/O
Function
2
INPACK
INPUT RESPONSE
O
When CE,REG, and IORD are 0s and the address on
the address bus agrees with the I/O port in the card,
a Low level is output to this pin. When I/O addresses
are independent, a Low level is always output to this
pin when CE,REG, and IORD are 0s.
84
IOIS16
16-BIT I/O PORT
O
When 16-bit access (word access) to the I/O port is
possible, a Low level is output to this pin. When a
High level is output to this pin, the system has 8-bit
access (byte access).
Note: In the IC memory interface mode (no write
operation to the CCR) when power is applied
and a reset is canceled, this pin serves as a
WP+ (write-protect) pin. Under this condition, a
High level is output to this pin (write-protect).
1 should be set in the device ID tuple, WPS, in
the CIS to perform a write operation to the card.
92
IREQ
INTERRUPT
REQUEST
O
A Low level is output to this pin to request software
service from the system. For no interrupt request, a
High level is output to this pin. An interrupt signal is
sent to one of the interrupt request signals on the bus
in the system via the socket interface.
Note: In IC memory interface mode (no write
operation to the CCR) when power is applied
and a reset is canceled, this pin serves as a
+RDY/BSY pin. Under this condition, a High
level (+RDY) is output to this pin.
98
ROMS
ROM SELECT
O
This pin is used for output of EEPROM OR FLASH
chip select signals.
99
ROMRD
ROM READ
O
This pin is used for output of EEPROM OR FLASH
read signals.
97
ROMAD
ROM ADDRESS
O
This pin is used when I/O-reading the I/O number.
Connection of this pin to the most significant address
of EEPROM OR FLASH permits I/O-reading of
address space in the upper half of ROM. For a write
operation, both the write enable (WE) and I/O write
(IOWR) pins must be enabled. If there is no need to
set the ID number in the CIS for I/O-reading, this pin
should be kept open.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。