參數(shù)資料
型號(hào): MB86967PFV
元件分類: 微控制器/微處理器
英文描述: 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: PLASTIC, LQFP-100
文件頁(yè)數(shù): 72/129頁(yè)
文件大小: 1519K
代理商: MB86967PFV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
47
MB86967
(Continued)
(9) DLCR8 to DLCR13: Node ID Registers
DLCR8 to DLCR13 store the node ID of the self office. After comparing the destination addresses in the receive
packet with the values of the node ID registers, the matching packets are received according to the setting
conditions of the Address Match Mode bits of DLCR5.
Usually, set bit 0 (ID 0) of DLCR8 to 0 (When bit 0 of the destination address is 1, the received data serve as
the multicast address and the packet is received according to the setting conditions of the Address Match Mode
bits of DLCR5, irrespective of their values).
The initial values of the node ID registers are undefined. Reading and writing are possible only when bit 7 (ENA
DLC) of DLCR6 is 1.
Bit no.
Bit name
Operation
Value
Function
3 and 2 RBS1
RBS0
Read/Write
The MB86967 has three internal register sets. Bank switching
by these bits allows the system to access each register set.
DLCR0 to DLCR7 can always be accessed irrespective of the
conditions of register banks.
1EOP/EOP
Read/Write
0
Sets DMA end signal (EOP) input
pin Active Low
* : This bit is invalid in the
PCMCIA mode.
1
Sets DMA end signal (EOP) input
pin Active High
0
BYTE SWAP
Read/Write
0
When the system bus is the 16-bit
mode, byte swapping is not
performed for access to BMPR8.
The bus is an Intel 16-bit bus.
* : Writing 1 to this bit is
prohibited in the PC
card mode. Always
write 0 to this bit.
1
When the system bus is the 16-bit
mode, byte swapping is performed
for access to BMPR8, switching
between upper and lower data. The
bus is a Motorola 16-bit bus.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DLCR8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
DLCR9
ID15
ID14
ID13
ID12
ID11
ID10
ID9
ID8
DLCR10
ID23
ID22
ID21
ID20
ID19
ID18
ID17
ID16
DLCR11
ID31
ID30
ID29
ID28
ID27
ID26
ID25
ID24
DLCR12
ID39
ID38
ID37
ID36
ID35
ID34
ID33
ID32
DLCR13
ID47
ID46
ID45
ID44
ID43
ID42
ID41
ID40
RBS1 RBS2 Address 00H to 07H Address 08H to 0FH
0
DLCR0 to DLCR7
DLCR8 to DLCR15
0
1
DLCR0 to DLCR7
MAR8 to MAR15
1
0
DLCR0 to DLCR7
BMPR8 to BMPR15
1
DLCR0 to DLCR7
Reserved
相關(guān)PDF資料
PDF描述
MB881631BPN-G-ERE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631BPN-G-EFE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631CPN-G-ERE1 42 MHz, OTHER CLOCK GENERATOR, PDSO8
MB89123APFM 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48
MB89202P-SH 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86977 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86A21PMC-G-BNDE1 制造商:FUJITSU 功能描述:
MB86A21PMC-G-JNE1 制造商:FUJITSU 功能描述:
MB86A22PMC-ES-BNDE1 制造商:FUJITSU 功能描述: