- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 72/129頁 |
| 文件大小： | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
47
MB86967
(Continued)
(9) DLCR8 to DLCR13: Node ID Registers
DLCR8 to DLCR13 store the node ID of the self office. After comparing the destination addresses in the receive
packet with the values of the node ID registers, the matching packets are received according to the setting
conditions of the Address Match Mode bits of DLCR5.
Usually, set bit 0 (ID 0) of DLCR8 to 0 (When bit 0 of the destination address is 1, the received data serve as
the multicast address and the packet is received according to the setting conditions of the Address Match Mode
bits of DLCR5, irrespective of their values).
The initial values of the node ID registers are undefined. Reading and writing are possible only when bit 7 (ENA
DLC) of DLCR6 is 1.
Bit no.
Bit name
Operation
Value
Function
3 and 2 RBS1
RBS0
Read/Write
—
The MB86967 has three internal register sets. Bank switching
by these bits allows the system to access each register set.
DLCR0 to DLCR7 can always be accessed irrespective of the
conditions of register banks.
1EOP/EOP
Read/Write
0
Sets DMA end signal (EOP) input
pin Active Low
* : This bit is invalid in the
PCMCIA mode.
1
Sets DMA end signal (EOP) input
pin Active High
0
BYTE SWAP
Read/Write
0
When the system bus is the 16-bit
mode, byte swapping is not
performed for access to BMPR8.
The bus is an Intel 16-bit bus.
* : Writing 1 to this bit is
prohibited in the PC
card mode. Always
write 0 to this bit.
1
When the system bus is the 16-bit
mode, byte swapping is performed
for access to BMPR8, switching
between upper and lower data. The
bus is a Motorola 16-bit bus.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DLCR8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
DLCR9
ID15
ID14
ID13
ID12
ID11
ID10
ID9
ID8
DLCR10
ID23
ID22
ID21
ID20
ID19
ID18
ID17
ID16
DLCR11
ID31
ID30
ID29
ID28
ID27
ID26
ID25
ID24
DLCR12
ID39
ID38
ID37
ID36
ID35
ID34
ID33
ID32
DLCR13
ID47
ID46
ID45
ID44
ID43
ID42
ID41
ID40
RBS1 RBS2 Address 00H to 07H Address 08H to 0FH
0
DLCR0 to DLCR7
DLCR8 to DLCR15
0
1
DLCR0 to DLCR7
MAR8 to MAR15
1
0
DLCR0 to DLCR7
BMPR8 to BMPR15
1
DLCR0 to DLCR7
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。