參數(shù)資料
型號(hào): MB86967PFV
元件分類(lèi): 微控制器/微處理器
英文描述: 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: PLASTIC, LQFP-100
文件頁(yè)數(shù): 63/129頁(yè)
文件大?。?/td> 1519K
代理商: MB86967PFV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
39
MB86967
(Continued)
* : The bit 3 to bit 0 are cleared when the new packet is received.
Bit no.
Bit name
Operation
Value
Function
4RMT RST
(Remote Reset)
Read
0
The received packet is not a remote reset packet.
1
Indicates value of data length field in received packet is
0900H.
This bit is set only when the ENA RMT RST bit of DLCR5 is
set and a physical address match occurs; it is not set for the
multicast address and broadcast address. It is also not set
when the ENA SRT PKT bit of DLCR5 is set.
Write
0
Not affected
1
This bit is cleared. It is also cleared automatically at the start
of receiving the next packet.
3
RX SRT PKT
(Short Packet)
Read*
0
No short packet error
1
Indicates data length (address + data length + data) of
received packet not more than minimum data length
(60 bytes).
This bit is set for not more than 6 bytes when the ENA SRT
PKT bit of DLCR5 is set. It is not set when a collision occurs
at the self-TXPKT.
Write
0
Not affected
1
This bit is cleared.
2ALG ERR
(Alignment
Error)
Read*
0
No alignment error
1
Indicates CRC of received packet incorrect and bit count of
received data not multiple of 8
Write
0
Not affected
1
This bit is cleared.
1CRC ERR
(CRC Error)
Read*
0
No CRC error
1
Indicates CRC of received packet incorrect.
This bit is not set when a collision occurs at the self-TXPKT.
Write
0
Not affected
1
This bit is cleared.
0OVRFLO
(Overflow Error)
Read*
0
No overflow error
1
Indicates that data erased because data length of received
packet larger than free capacity of receiver buffer memory.
Even when this bit is set, data is received normally when the
data length of the next packet is smaller than the free capacity
of the receiver buffer memory. This bit is set to indicate that
the receiver buffer memory is almost full; transfer data
immediately from the buffer to the host system. This bit is not
set in the loopback mode.
Write
0
Not affected
1
This bit is cleared.
相關(guān)PDF資料
PDF描述
MB881631BPN-G-ERE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631BPN-G-EFE1 26 MHz, OTHER CLOCK GENERATOR, PDSO8
MB881631CPN-G-ERE1 42 MHz, OTHER CLOCK GENERATOR, PDSO8
MB89123APFM 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48
MB89202P-SH 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86977 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86A21PMC-G-BNDE1 制造商:FUJITSU 功能描述:
MB86A21PMC-G-JNE1 制造商:FUJITSU 功能描述:
MB86A22PMC-ES-BNDE1 制造商:FUJITSU 功能描述: