參數(shù)資料
型號(hào)： ML53612
廠商： OKI SEMICONDUCTOR CO., LTD.
英文描述： 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange
中文描述： 64通道全雙工H.100/H.110 CT總線系統(tǒng)接口和時(shí)隙交換
文件頁(yè)數(shù)： 15/68頁(yè)
文件大?。?/td> 696K
代理商： ML53612
–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
I
ML53612
I
11
Oki Semiconductor
4.14 CT_D disable
The user may disable all CT_D output streams in the event of a bus timing error. When enabled, an error
on the slave PLL reference source causes the CT_D streams to be tri-stated until an entire frame time
without errors has passed. The CT_D_DISABLE signal is provided to link multiple ML53612 devices.
4.15 Diagnostic Mode
Diagnostic mode tri-states all CT Bus signals while internally looping-back CT Bus outputs to inputs.
This mode allows a printed circuit board containing the ML53612 to be thoroughly tested without
causing CT Bus errors.
4.16 Interrupts
The ML53612 supports the following interrupt sources:
CT Bus A Error
CT Bus B Error
CT Bus A (CT Bus B) error is detected when CT_C8_A (CT_C8_B) rising edge does not occur within
35 ns of the expected time, relative to the previous period (see
Figure 4
) or when CT_FRAME_A_N
(CT_FRAME_B_N) low does not occur when expected. (See ECTF H.100/H.110 Specifications for
details on CT_C8_(A/B) and CT_FRAME_(A/B)_N signal timing.)
SCbus Error
SCbus error is detected when SCLK does not transition at close to the expected frequency (C_[25:24]
determines the expected frequency) or FR_COMP_N low does not occur when expected. (See ECTF
H.100/H.110 Specifications for details on SCLK, SCLKx2, and FR_COMP_N signal timing.)
MVIP Error
MVIP error is detected when C2 does not transition at close to 2 MHz, or FR_COMP_N low does not
occur when expected. (See ECTF H.100/H.110 Specifications for details on C2 and FR_COMP_N sig-
nal timing).
Master PLL Out of Lock Error
Master PLL error is detected when the master PLL is not locked to the selected Reference defined by
C_[43:40].
Frame Boundary
Frame Boundary interrupt is not an error condition, and occurs when the internal state machine
crosses a frame boundary.
GPIO
GPIO interrupt occurs when one or more of the GPIO inputs match the programmed latch polarity,
defined by C_[167:136].
The interrupts are both globally and individually maskable, and are signaled to the processor via the INT
pin (pin 10). The INT pin can be configured to operate as either push-pull or open drain, and its polarity
(active high or active low) is also selectable.
All of these interrupt latches have an individual enable/clear register and an individual interrupt mask
register associated with them.
相關(guān)PDF資料
PDF描述
ML60851D USB Device Controller
ML60852 USB Device Controller
ML6190A Longwave Time Code RF Receiver LSI
ML63187 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min).
ML63189B 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min).
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML536RATR42_LZ 制造商:COILCRAFT 制造商全稱:Coilcraft lnc. 功能描述:High-Reliability Air Core Inductors
ML53812-2 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:H.100/H.110 CT Bus System Interface and Time-Slot Interchange
ML53812-2TC 制造商:ROHM Semiconductor 功能描述:
ML53FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
ML53FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*