- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377971 > ML53612 (OKI SEMICONDUCTOR CO., LTD.) 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange PDF資料下載
參數(shù)資料
| 型號(hào)： | ML53612 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange |
| 中文描述： | 64通道全雙工H.100/H.110 CT總線系統(tǒng)接口和時(shí)隙交換 |
| 文件頁(yè)數(shù)： | 6/68頁(yè) |
| 文件大小： | 696K |
| 代理商： | ML53612 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
I
ML53612
I
––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
2
Oki Semiconductor
1.0 FEATURES
1.1 Applications
Low- to medium-density computer telephony hardware (PCI and cPCI platforms)
Enhanced service platforms
Private branch exchanges (PBXs)
Wireless base stations
Internet telephony systems
Digital trunking equipment
High functionality, low cost implementation of
the ECTF H.100/H.110 interoperability
specifications.
Simple to connect PCI and cPCI board-level
circuitry to the universally accepted CT Bus.
Ultra slim profiling (176-pin LQFP package).
Up to 128 programmable connections (64
transmit and 64 receive) to any of the 4096 time-
slots on the H.100/H.110 CT Bus.
8-channel stream-to-stream switching for data
stream connections at variable rates.
Implementation of all compatibility signals for
complete interoperability with existing 4 MHz
SCbus, 8 MHz SCbus, 2 MHz MVIP-90
devices, and H-MVIP.
Master PLL meets AT&T 62411 MTIE and jitter
attenuation requirements to provides reliable
clock synchronization for network-grade
connection to digital network interfaces.
Supports all H.100/H.110 CT Bus clock fallback
features.
Choice of constant or minimum switching
delay on a per time-slot basis.
3.3 V I/O with 5 V tolerant input.
Supports multiplexed and nonmultiplexed
address/data bus modes for both Intel and
Motorola microprocessors.
Supports CT Bus optional message channel
interface, for both H.100 (PCI) and H.110 (cPCI)
applications.
Supports a variety of framing formats via a
configurable local bus.
Efficient microprocessor interface access to
Local and CT Bus data streams through direct
parallel access to/from transmit and receive
switch.
Direct Parallel Access to/from Transmit and
Receive switch allows efficient microprocessor
interface access to local and CT Bus data
streams.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60851D | USB Device Controller |
| ML60852 | USB Device Controller |
| ML6190A | Longwave Time Code RF Receiver LSI |
| ML63187 | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63189B | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML536RATR42_LZ | 制造商:COILCRAFT 制造商全稱:Coilcraft lnc. 功能描述:High-Reliability Air Core Inductors |
| ML53812-2 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:H.100/H.110 CT Bus System Interface and Time-Slot Interchange |
| ML53812-2TC | 制造商:ROHM Semiconductor 功能描述: |
| ML53FAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators |
| ML53FAG | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。