- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3922 > MM908E622ACDWB (Freescale Semiconductor)IC QUAD HALF BRDG TRPL SW 54SOIC PDF資料下載
參數(shù)資料
| 型號： | MM908E622ACDWB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 20/63頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC QUAD HALF BRDG TRPL SW 54SOIC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 應(yīng)用： | 自動鏡像控制 |
| 核心處理器： | HC08 |
| 程序存儲器類型： | 閃存（16 kB） |
| 控制器系列： | 908E |
| RAM 容量： | 512 x 8 |
| 接口： | SCI，SPI |
| 輸入/輸出數(shù)： | 12 |
| 電源電壓： | 9 V ~ 16 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 54-BSSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 包裝： | 管件 |
| 供應(yīng)商設(shè)備封裝： | 54-SOICW-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
27
908E622
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
OPERATING MODES OF THE MCU
For a detailed description of the operating modes of
the MCU, refer to the MC68HC908EY16 datasheet.
INTERRUPTS
The 908E622 has seven different interrupt sources. An
interrupt pulse on the IRQ_A pin is generated to report an
event or fault to the MCU. All interrupts are maskable and can
be enabled/disabled via the SPI (Interrupt Mask Register).
After reset all interrupts are automatically disabled.
Low Voltage Interrupt
Low voltage interrupt (LVI) is related to external supply
voltage VSUP. If this voltage falls below the LVI threshold, it
will set the LVIF bit in the Interrupt Flag Register. In case the
low voltage interrupt is enabled (LVIE = 1), an interrupt will be
initiated.
During Sleep and Stop mode the low voltage interrupt
circuitry is disabled.
High Voltage Interrupt
The high voltage interrupt (HVI) is related to the external
supply voltage VSUP. If this voltage rises above the HVI
threshold, it will set the HVIF bit in the Interrupt Flag Register.
If the high voltage interrupt is enabled (HVIE = 1), an interrupt
will be initiated.
During Stop and Sleep mode the HVI circuitry is disabled.
High Temperature Interrupt
The high temperature interrupt (HTI) is generated by the
on chip temperature sensors. If the chip temperature is above
the HTI threshold, the HTIF bit in the Interrupt Flag Register
will be set. If the high temperature interrupt is enabled (HTIE
= 1), an interrupt will be initiated.
During Stop and Sleep mode the HTI circuitry is disabled.
LIN Interrupt
The LIN Interrupt is related to the Stop mode. If the LIN
interrupt is enabled (LINIE = 1) in Stop mode, an interrupt is
asserted if a rising edge is detected, and the bus was
dominant longer than tPROPWL. After the wake-up / interrupt,
the LINIF is indicating the reason for the wake-up / interrupt.
Power Stage Fail Interrupt
The power stage fail flag indicates an error condition on
In case the power stage fail interrupt is enabled (PSFIE =
1), an interrupt will be initiated if:
During Stop and Sleep mode, the PSFI circuitry is
disabled.
HO Input Interrupt
The H0 interrupt flag H0IF is set in run mode by a state
change of the H0F flag (rising or falling edge on the enabled
input). The interrupt function is available if the input is
selected as General Purpose, or as 2-pin Hall sensor input.
The interrupt is maskable with the H0IE bit in the Interrupt
Mask Register.
During Stop and Sleep mode the H0I circuitry is disabled.
Table 6. Operating Modes Overview
Device Mode
Voltage Regulator
Wake-up Capabilities
RST_A
Output
MCU monitoring/
Watchdog Function
Power Stages
LIN Interface
Reset
VDD ON
N/A
LOW
Disabled
Normal Request
VDD ON
N/A
HIGH
tNORMREQ (80 ms
typical) time out to
set PSON bit in
System Control
Register
Disabled
Normal (Run)
VDD ON
N/A
HIGH
Window Watchdog
active if enabled
Enabled
Stop
VDD ON with limited
current capability
LIN wake-up,
L0 state change
(SPI PSON=1)(33)
HIGH
Disabled
Recessive state with
wake-up capability
Sleep
VDD OFF
LIN wake-up
L0 state change
LOW
Disabled
Recessive state with
wake-up capability
Notes
33.
The SPI is still active in Stop mode. However, due to the limited current capability of the voltage regulator in Stop mode, the PSON bit
has to be set before the increased current caused from a running MCU causes an LVR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2502S+T&R | IC OTP 1KBIT 8SOIC |
| AYF534965 | CONN SOCKET FPC 0.5MM 49POS SMD |
| DS2430A+T&R | IC EEPROM 256BIT TO92-3 |
| AYF534865 | CONN SOCKET FPC 0.5MM 48POS SMD |
| DS2502G+U | IC ADD-ONLY MEMORY 1KB SFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM908E622ACDWBR2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge, Triple High Side and EC Glass Driver with Embedded MCU and LIN for High End Mirror |
| MM908E622ACEK | 功能描述:8位微控制器 -MCU QUAD H-B TRIHS EC GLASS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E622ACPEK | 功能描述:IC QUAD HALF BRDG TRPL SW 54SOIC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| MM908E622ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD H-B, TRIHS, EC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E624 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TRIPLE HIGH-SIDE SWITCH WITH EMBEDDED MCU AND LIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。