Analog Integrated Circuit Device Data
Freescale Semiconductor
59
908E622
ADDITIONAL INFORMATION
THERMAL ADDENDUM
ADDITIONAL INFORMATION
THERMAL ADDENDUM
INTEGRATED QUAD H-BRIDGE, TRIPLE HIGH-SIDE AND EC
GLASS DRIVER WITH EMBEDDED MCU AND LIN FOR MIRROR
Thermal Addendum
Introduction
This thermal addendum ia provided as a supplement to the MM908E622
technical data sheet. The addendum provides thermal performance information
that may be critical in the design and development of system applications. All
electrical, application and packaging information is provided in the data sheet.
Package and Thermal Considerations
This MM908E622 is a dual die package. There are two heat sources in the
package independently heating with P1 and P2. This results in two junction
temperatures, TJ1 and TJ2, and a thermal resistance matrix with RθJAmn.
For m, n = 1, RθJA11 is the thermal resistance from Junction 1 to the reference
temperature while only heat source 1 is heating with P1.
For m = 1, n = 2, RθJA12 is the thermal resistance from Junction 1 to the
reference temperature while heat source 2 is heating with P2. This applies to
RθJ21 and RθJ22, respectively.
The stated values are solely for a thermal performance comparison of one
package to another in a standardized environment. This methodology is not
meant to and will not predict the performance of a package in an application-
specific environment. Stated values were obtained by measurement and
simulation according to the standards listed below.
54-PIN
SOICW-EP
908E622
98ASA10712D
54-PIN SOICW-EP
Note For package dimensions, refer to the
908E622 device datasheet.
TJ1
TJ2
=
RθJA11
RθJA21
RθJA12
RθJA22
.
P1
P2
Standards
Figure 36. Thermal Land Pattern for Direct Thermal
Attachment Per JEDEC JESD51-5
Table 25. Thermal Performance Comparison
Thermal
Resistance
1 = Power Chip, 2 = Logic Chip
[
°C/W]
m
= 1,
n
= 1
m
= 1, n = 2
m
= 2, n = 1
m
= 2,
n
= 2
RθJAmn
23
20
24
RθJBmn
9.0
6.0
10
RθJAmn
52
47
52
1.0
0
2.0
Notes
1.
Per JEDEC JESD51-2 at natural convection, still air
condition.
2.
2s2p thermal test board per JEDEC JESD51-7and
JESD51-5.
3.
Per JEDEC JESD51-8, with the board temperature on the
center trace near the power outputs.
4.
Single layer thermal test board per JEDEC JESD51-3 and
JESD51-5.
5.
Thermal resistance between the die junction and the
exposed pad, “infinite” heat sink attached to exposed pad.
1.0
0.2
Soldermast
openings
Thermal vias
connected to top
buried plane
54 Terminal SOIC-EP
0.65 mm Pitch
17.9 mm x 7.5 mm Body
10.3 mm x 5.1 mm Exposed Pad
* All measurements
are in millimeters