參數(shù)資料
型號(hào): MR80C32-25SBR
廠商: TEMIC SEMICONDUCTORS
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44
文件頁(yè)數(shù): 4/80頁(yè)
文件大小: 5152K
代理商: MR80C32-25SBR
196
2466T–AVR–07/10
ATmega16(L)
The upper seven bits are the address to which the Two-wire Serial Interface will respond when
addressed by a Master. If the LSB is set, the TWI will respond to the general call address ($00),
otherwise it will ignore the general call address.
TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable
the acknowledgement of the device’s own Slave address or the general call address. TWSTA
and TWSTO must be written to zero.
When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own
Slave address (or the general call address if enabled) followed by the data direction bit. If the
direction bit is “1” (read), the TWI will operate in ST mode, otherwise SR mode is entered. After
its own Slave address and the write bit have been received, the TWINT Flag is set and a valid
status code can be read from TWSR. The status code is used to determine the appropriate soft-
ware action. The appropriate action to be taken for each status code is detailed in Table 77. The
Slave Transmitter mode may also be entered if arbitration is lost while the TWI is in the Master
mode (see state $B0).
If the TWEA bit is written to zero during a transfer, the TWI will transmit the last byte of the trans-
fer. State $C0 or state $C8 will be entered, depending on whether the Master Receiver transmits
a NACK or ACK after the final byte. The TWI is switched to the not addressed Slave mode, and
will ignore the Master if it continues the transfer. Thus the Master Receiver receives all “1” as
serial data. State $C8 is entered if the Master demands additional data bytes (by transmitting
ACK), even though the Slave has transmitted the last byte (TWEA zero and expecting NACK
from the Master).
While TWEA is zero, the TWI does not respond to its own Slave address. However, the Two-
wire Serial Bus is still monitored and address recognition may resume at any time by setting
TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-
wire Serial Bus.
In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA
bit is set, the interface can still acknowledge its own Slave address or the general call address
by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep
and the TWI will hold the SCL clock will low during the wake up and until the TWINT Flag is
cleared (by writing it to one). Further data transmission will be carried out as normal, with the
AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the
SCL line may be held low for a long time, blocking other data transmissions.
Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte
present on the bus when waking up from these sleep modes.
TWCR
TWINT
TWEA
TWSTA
TWSTO
TWWC
TWEN
TWIE
Value
0
100
01
0
X
相關(guān)PDF資料
PDF描述
MQ80C52CXXX-30/883D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44
MQ80C32E-36/883D 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
MQ80C154-25/883 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44
MSP430F2003TRSAR 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
MSP430F2012IRSAR 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MR80C32-30 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
MR80C32-36 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
MR80C51BH 制造商:ROCHESTER 制造商全稱(chēng):ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MR80C86 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MR80C86/B 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC