- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū)（多通道自動(dòng)柜員機(jī)AAL1分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與空中交通管理網(wǎng)絡(luò)的接口）） |
| 文件頁(yè)數(shù)： | 106/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
106
Table 61 - Master Clock Generation Control Register
Address: 6090 (Hex)
Label: MCGCR
Reset Value: 00C0 (Hex)
Label
Bit Position
Type
Description
REFSEL
1:0
R/W
REF8KCLK (8 kHz Reference Clock) Selection. See Figure 3 on page 29.
00 -> MCLK/(DIVCLK + 2) or CLKx2/(DIVCLK + 2) (See register 6092h.)
01 -> RXVCLK (recovered ATM VC/SW clock. See register 60A8h.)
10 -> SEC8K input pin
11 -> EX_8KA input pin.
DIVCLK_SRC
2
R/W
Selects input clock for programmable divider (See register 6092h.)
0 -> MCLK
1 -> CLKx2
EX_8KA_SQ
3
R/W
Select squared version of EX_8KA for output.
0 -> Pass EX_8KA signal without changes,
1 -> Convert EX_8KA input to square wave.
This bit, when HIGH, selects the squared version of EX_8KA for routing to the
REF8KCLK, and the SEK8K multiplexers. The squaring logic converts the EX_8KA input
into a square wave (approximately 50% duty-cycle). This can convert a pulse 8 kHz signal
into an 8 kHz square wave, for example. The rising edge of EX_8KA input is passed,
without added jitter, to the REF8KCLK or SEC8K output as a falling edge (i.e. the signal is
inverted); the rising edge at the REF8KCLK output will be 50% duty cycle with jitter equal
to a cycle of MCLK. MCLK must be at least 10 times faster, and at most 16000 times
faster, than EX_8KA. See Figure 3, “TDM Clock Selection and Generation Logic,” on
page 29.
SEC8K_SQ
4
R/W
Enable SEC8K squaring logic.
0 -> Pass SEC8K signal without changes,
1 -> Convert SEC8K input to square wave.
The squaring logic, when enabled, converts the SEC8K input into a square wave
(approximately 50% duty-cycle) before passing it to the REF8KCLK multiplexer. This can
convert a pulse 8 kHz signal into an 8 kHz square wave, for example. When REFSEL =
“10” the rising edge of SEC8K input is passed, without added jitter, to the REF8KCLK
output as a rising edge; the falling edge at the REF8KCLK output will be 50% duty cycle
with jitter equal to a cycle of MCLK. MCLK must be at least 10 times faster, and at most
16000 times faster, than SEC8K.
BEPLL
5
R/W
Clock Generator Multiplexer Selection: selects
CLK16
input clock for the TDM Clock
Generator.
0 -> MCLK
1 -> PLLCLK input.
DIV1...8
7:6
R/W
Clock Generator Division Factor. (“11” at reset)
00 -> 8
01 -> 1
10 -> 2
11 -> 4
Note:
These bits provide the factor by which either MCLK or PLLCLK (as determined by
BEPLL) is divided to provide a 16.384 MHz clock at the Main TDM Bus Clock Generation
Logic.
PHLEN
8
R/W
Clock Generator Phase Lock Enable. When this bit is ‘1’, and TDMFS (in the TDM Bus
Type Register at 6010h) is “00”, the internal FSYNC signal generator will be slaved to the
external FSYNC signal.
This bit allows the MT90500 to be used as a Clock Master Alternate in SCSA mode (i.e.
CLKALT = ‘1’ and CLKMASTER = ‘0’ in TDM Bus Type Register at 6010h). In this case,
the stand-by clock master circuit (using CLK16, the local 16.384 MHz clock derived from
PLLCLK or MCLK) tracks the external FSYNC signal so that when it is selected as a clock
master after a clock failure, the new FSYNC will be almost in phase with the previous one.
The phase-tracking is automatically disabled when the CLKFAIL input pin is
asserted.
SEC8KEN
9
R/W
When ‘1’, the MT90500 drives the SEC8K external signal. When ‘0’, the SEC8K pin is an
input.
SEC8KSEL
10
R/W
SEC8K Clock Source Selection
0 -> EX_8KA
1 -> Internally generated 8 kHz reference (
FS_INT
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90500 | Multi-Channel ATM AAL1 SAR |
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。