- 您現在的位置：買賣IC網 > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設備（基于通訊總線的系統與ATM網絡的接口）) PDF資料下載
參數資料
| 型號： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設備（基于通訊總線的系統與ATM網絡的接口）) |
| 中文描述： | 多通道自動柜員機AAL1特區(qū)（多通道自動柜員機AAL1分段及重組設備（基于通訊總線的系統與空中交通管理網絡的接口）） |
| 文件頁數： | 77/159頁 |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
MT90500
77
4.7
Microprocessor Interface
4.7.1
General
This interface allows an external control device (microprocessor) to configure and confirm the status of the
MT90500 via access to internal control and status registers and access to the external device memories. It
supports a variety of software maskable interrupt services.
The CPU interface allows external microprocessors to program the MT90500 and its external memory. The
interface supports word (16-bit) data accesses only. The AEM pin determines if the access is to internal
registers (‘0’), or to external memory (‘1’).
The CPU module features internal registers that are used to control and monitor the operation of the MT90500.
See Main Control Register (0000h) and Main Status Register (0002h) in Section 5.2.
Detailed timing diagrams for the microprocessor interface are shown in Section 6.2.3, “CPU Interface -
Accessing Registers and External Memory”.
4.7.2
A Programming Example - How to Set Up a VC
The basic sequence for initializing a connection at the MT90500 can be summarized in 5 functional steps.
In outlining the basic steps, we consider the need to allocate an ATM Virtual Circuit to one or more 64 kbps
channels present at the ST-BUS interface (ST[15:0]). In this particular scenario, we focus on a channel to be
received from the ST-BUS interface and sent out at the ATM interface (i.e. the transmit process). A similar
procedure (albeit in the reverse order) will have to be repeated for the case whereby an ATM VC is received
and transferred to the associated 64 kbps channel at the ST-BUS interface (i.e. the receive process).
1 - The CPU identifies which 64 kbps time slot(s) or N x 64 kbps grouped channel(s) must be selected
on the ST-BUS backplane. The identification of the selected channels is done via a command from the
driver managing the device.
2 - The CPU identifies which of the Transmit Circular Buffers are available to receive the 64 kbps time
slots from the ST-BUS interface. The number of circular buffers available will depend on the number of
time slots and the data rate selected at the ST-BUS backplane interface (256 time slots @ 2.048 Mbps,
512 time slots @ 4.096 Mbps or 1024 time slots @ 8.192 Mbps).
3 - Once the selection of the circular buffers is made, the CPU maps the time slots to be serviced and
therefore to be transferred to the external circular buffers. This is performed via programmable pointers
in the Transmit Circular Buffer Control Structure, located in external memory.
4 - The CPU starts filling the Transmit Control Structure(s). This information is programmed in external
memory and identifies (in summary) the ATM cell header bytes, the circular buffer address(es) from
which the device will take the time slots and assemble cells, and whether or not this is a partially-filled
cell.
5 - Once the ATM cell structure for a particular VC is complete, the CPU can program the scheduler,
which basically tells the MT90500 how many and which tasks must be executed every 125
μ
s.
If multiple ATM Virtual Circuits have to be opened simultaneously, the CPU can execute items 1 to 4 taking into
consideration all the TDM channels being treated. However, item 5 can be optimized to provide some fairness
in the general TX_SAR engine so that the device can perform up to 1024 specific ATM VC cell assembly
functions using minimal memory and processing time requirements. The details of that operation, as well as
specific VC setup examples, are provided in the MT90500 Programmers’ Manual.
相關PDF資料 |
PDF描述 |
|---|---|
| MT90500 | Multi-Channel ATM AAL1 SAR |
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設備（基于通訊總線的系統與ATM網絡的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。