參數(shù)資料
型號(hào): MT90500
廠(chǎng)商: Mitel Networks Corporation
英文描述: Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備(基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
中文描述: 多通道自動(dòng)柜員機(jī)AAL1特區(qū)(多通道自動(dòng)柜員機(jī)AAL1分段及重組設(shè)備(基于通訊總線(xiàn)的系統(tǒng)與空中交通管理網(wǎng)絡(luò)的接口))
文件頁(yè)數(shù): 84/159頁(yè)
文件大?。?/td> 514K
代理商: MT90500
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
84
5.2
Register Description
5.2.1
Microprocessor Interface Registers
Table 12 - Main Control Register
Address: 0000 (Hex)
Label: MCR
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
TDM_INTE
0
R/W
TDM Module Interrupt Enable. Enables interrupts from the TDM module when ‘1’. See
TDM_SERV in Register 0002h.
TX_SAR_INTE
1
R/W
TX_SAR Module Interrupt Enable. Enables interrupts from the TX_SAR module when ‘1’.
See TX_SAR_SERV in Register 0002h.
RX_SAR_INTE
2
R/W
RX_SAR Module Interrupt Enable. Enables interrupts from the RX_SAR module when ‘1’.
See RX_SAR_SERV in Register 0002h.
MUX_INTE
3
R/W
UTOPIA MUX Sub-module Interrupt Enable. Enables interrupts from the UTOPIA module
when ‘1’. See MUX_SERV in Register 0002h.
TIM_INTE
4
R/W
Timing Recovery Module Interrupt Enable. Enables interrupts from the Timing Recovery
module when ‘1’. See TIM_SERV in Register 0002h.
Reserved
10:5
R/W
Reserved. Must be set to “100_000”.
PAGE_MODE
11
R/W
For normal operation, set this bit to ‘1’.
PTXCLK_SEL
13:12
R/W
PTXCLK Select. Choose how PTXCLK is generated. “00”= PTXCLK pin is tristated
(external oscillator drives the pin); “01”= MCLK/2; “10”= MCLK/4; “11”=STXCLK.
CLOCKMOD
14
R/W
Clock Mode. When ‘0’, all external clocks (except MCLK) are replaced by MCLK/4. When
‘1’, all clocks operate normally. This feature ensures that all internal blocks in the MT90500
are reset even if some secondary clocks are absent. To prevent internal clock glitches, this
bit should be set before SRES is de-asserted.
SRES
15
R/W
Software Reset. When ‘0’, all modules except the CPU module are maintained in a reset
state. Note that the MT90500 is synchronously reset, and that MCLK should be applied
during reset. Reset should last at least 2
μ
sec when MCLK is 60 MHz (>75 clock cycles).
Note: SRES should be written to ‘1’ before any other register is accessed.
Table 13 - Main Status Register
Address: 0002 (Hex)
Label: MSR
Reset Value: 00X0 (Hex)
Label
Bit Position
Type
Description
TDM_SERV
0
R/O
TDM Module Service Request. When ‘1’, indicates the TDM module requires service (i.e.
at least one TDM Interface event bit (in register 6002h) and matching enable bit (in register
6000h) are set). When this bit is ‘1’ and the TDM_INTE interrupt enable bit is ‘1’ in the
MCR (Register 0000h), an external hardware interrupt is generated.
TX_SAR_SERV
1
R/O
TX_SAR Module Service Request. When ‘1’, indicates the TX_SAR module requires
service (i.e. at least one TX_SAR event bit (in register 2002h) and matching enable bit (in
register 2000h) are set). When this bit is ‘1’ and the TX_SAR_INTE interrupt enable bit is
‘1’ in the MCR (Register 0000h), an external hardware interrupt is generated.
RX_SAR_SERV
2
R/O
RX_SAR Module Service Request. When ‘1’, indicates the RX_SAR module requires
service (i.e. at least one RX_SAR event bit (in register 3002h) and matching enable bit (in
register 3000h) are set). When this bit is ‘1’ and the RX_SAR_INTE interrupt enable bit is
‘1’ in the MCR (Register 0000h), an external hardware interrupt is generated.
MUX_SERV
3
R/O
UTOPIA MUX Sub-module Service Request. When ‘1’, indicates the UTOPIA MUX sub-
module requires service (i.e. at least one UTOPIA event bit (in register 4002h) and
matching enable bit (in register 4000h) are set). When this bit is ‘1’ and the MUX_INTE
interrupt enable bit is ‘1’ in the MCR (Register 0000h), an external hardware interrupt is
generated.
相關(guān)PDF資料
PDF描述
MT90500 Multi-Channel ATM AAL1 SAR
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備(基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: