參數(shù)資料
型號(hào)： MT90500
廠商： Mitel Networks Corporation
英文描述： Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）)
中文描述： 多通道自動(dòng)柜員機(jī)AAL1特區(qū)（多通道自動(dòng)柜員機(jī)AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與空中交通管理網(wǎng)絡(luò)的接口））
文件頁(yè)數(shù)： 24/159頁(yè)
文件大?。?/td> 514K
代理商： MT90500
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
24
Table 7 - Reset State of I/O and Output Pins
Pin Name
I/O
Reset State
Additional Control Information
PTXDATA[7:0]
O
Active during and after reset.
N / A
PTXPAR
O
Active during and after reset.
N / A
PTXCLK
I/O
High-impedance
The PTXCLK_SEL bits in the Main Control Register (0000h) are LOW
after reset; PTXCLK is tristated and an input.
PTXEN
O
Active during and after reset.
N / A
PTXSOC
O
Active during and after reset.
N / A
STXCLAV
O
Active during and after reset.
N / A
MEMCLK
O
Continues to drive at MCLK
rate during reset.
N / A
MEM_CS[1:0][H:L]
O
Active during and after reset.
N / A
MEM_WR[3:0]
O
Active during and after reset.
N / A
MEM_OE
O
Active HIGH during reset.
RESET LOW forces this pin HIGH. After reset, this pin goes LOW.
MEM_ADD[17:0]
O
Active during and after reset.
N / A
MEM_DAT[31:0]
I/O
High-impedance
N / A
MEM_PAR[3:0]
I/O
High-impedance
N / A
RDY/DTACK
O
Active during and after reset.
Tristated when CS is HIGH.
In Motorola mode, pin drives HIGH during reset. In Intel mode, drives LOW
during reset.
INT
O
High-impedance
The interrupt enable bits in the Main Control Register at 0000h are reset to
zero; interrupts are masked after reset.
D[15:0]
I/O
High-impedance
N / A
TDO
O
Determined by TRST and / or
TAP controller state
N / A
ST[15:0]
I/O
High-impedance
The GENOE bit in the TDM Interface Control Register (6000h) is LOW
after reset; these TDM data pins are tristated and in loopback mode.
CLKx1
I/O
Input
The CLKMASTER bit in the TDM Bus Type Register (6010h) resets to ‘0’;
the MT90500 is TDM Slave, and CLKx1 is input from the TDM bus.
FSYNC
I/O
Input
The CLKMASTER bit in the TDM Bus Type Register (6010h) resets to ‘0’;
the MT90500 is TDM Slave and FSYNC is input from the TDM bus.
CORSIGA/
CLKFAIL
I/O
Input
The TDM I/O Register at 6004h resets to all zeroes; all CORSIGxCNF are
set to “00” and all CORSIGx pins are configured as inputs.
CORSIGB / MC /
FNXI
I/O
Input
See CORSIGA.
CORSIGC / MCTX /
SRTSENA
I/O
Input
See CORSIGA.
CORSIGD / MCRX /
SRTSDATA
I/O
Input
See CORSIGA.
CORSIGE
/ MCCLK
I/O
Input
See CORSIGA.
SEC8K
I/O
Input
The SEC8KEN bit in the Master Clock Generation Control Register
(6090h) resets to ‘0’; SEC8K is an input.
REF8KCLK
O
Active during and after reset.
Due to the reset values of the Master Clock Generation Control Register
(6090h) and the Master Clock / CLKx2 Division Factor (6092h),
REF8KCLK is initially equal to MCLK / 8194.
FREERUN
O
Active HIGH during and after
reset.
The FREERUN bits in the Master Clock Generation Control Register at
6090h are “00” after reset; the FREERUN pin is reset to active HIGH.
LOCx2
O
Active during and after reset.
N / A
LOCx1
O
Active during and after reset.
N / A
相關(guān)PDF資料
PDF描述
MT90500 Multi-Channel ATM AAL1 SAR
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）)
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*