- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367822 > PCI9060ES (Electronic Theatre Controls, Inc.) 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS PDF資料下載
參數(shù)資料
| 型號(hào)： | PCI9060ES |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| 中文描述： | 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng) |
| 文件頁數(shù)： | 35/192頁 |
| 文件大?。?/td> | 1551K |
| 代理商： | PCI9060ES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 26
Version 1.02
Example 2
—A 1 MB Local Address Space 12300000h
through 123FFFFFh is accessible from the PCI bus at
PCI addresses 78900000h through 789FFFFFh.
a.
Local initialization software sets the Range and
Local Base Address Registers as follows:
Range
—FFF00000h (1 MB, decode the upper
12 PCI address bits)
Local Base Address (remap)
—123XXXXXh
(Local Base Address for PCI to local accesses)
(bit 0, the Space Enable bit, must be set to 1 to
be recognized by the host)
PCI Initialization software writes all ones to the PCI
Base Address, then reads it back again.
PCI 9080 returns a value FFF00000h. The PCI
software then writes to PCI Base Address
register
PCI Base Address
—789XXXXXh (PCI Base
Address for access to Local Address space)
For PCI direct access to the local bus, PCI 9080 has a
32 Lword (128 byte) write FIFO and a 16 Lword (64
byte) read FIFO. FIFOs enable the local bus to operate
independently of the PCI bus. PCI 9080 can be
programmed to return a RETRY response or to throttle
TRDY# for any PCI bus transaction attempting to write to
the PCI 9080 local bus when the FIFO is full.
b.
For PCI read transactions from the PCI 9080 local bus,
PCI 9080 holds off TRDY# while gathering the local bus
Lword to be returned. For read accesses mapped to the
PCI memory space, PCI 9080 prefetches up to 16
Lwords (has continuous prefetch mode) from the local
bus. Unused read data is flushed from the FIFO. For
read accesses mapped to the PCI I/O space, PCI 9080
does not prefetch read data. Rather, it breaks each read
of the burst cycle into a single address/data cycle on the
local bus.
The period of time the PCI 9080 holds off TRDY# can be
programmed, Target Retry Timer, in the Local Bus
Region Descriptor Register (refer to Table 4-39). PCI
9080 issues a RETRY to the PCI bus transaction master
when the programmed time period expires. This occurs
when the PCI 9080 cannot gain control of the local bus
and return TRDY# within the programmed time period.
3.6.2.3 Deadlock and BREQo
A deadlock situation can occur when a master on the
PCI bus wants to access the PCI 9080 local bus at the
same time a master on the local PCI 9080 bus wants to
access the PCI bus. Two types of deadlock situations
can occur:
Partial Deadlock
—A master on the local bus is
performing a direct bus master access to a PCI bus
device other than the PCI bus device that is
concurrently trying to access the local bus.
Full Deadlock
—A master on the local bus is
performing a direct bus master access to the same
PCI bus device that is concurrently trying to access
the local bus.
This applies only to direct (“pass through”) master and
slave accesses through the PCI 9080. Deadlock will not
occur in transfers through the PCI 9080 DMA controller
or the mailboxes.
For partial deadlock, the PCI access to the local bus
times
out
(the
Target
programmable through the Local Bus Region Descriptor
Register for PCI to local accesses) and the PCI 9080
responds with a PCI RETRY. PCI specification requires
that a PCI master release its request for the PCI bus
(de-asserts REQ#) for a minimum of two PCI clocks after
receiving a RETRY. This allows the PCI bus arbiter to
grant the PCI bus to the PCI 9080 so that it can
complete its direct master access and free up the local
bus. Possible solutions are described below for cases in
which the PCI bus arbiter does not function as described
(PCI bus architecture dependent), waiting for a time-out
is undesirable, or a full deadlock condition exists.
Retry
Timer,
which
is
For full deadlock, the only solution is to back off the local
master.
3.6.2.3.1 Backoff
PCI 9080 contains a pin (BREQo) that indicates a
possible deadlock condition exists. PCI 9080 starts the
BREQo timer (programmable through registers) when it
detects the following conditions:
A master on the PCI bus is trying to access memory
or an I/O device on the local bus and is not gaining
access (for example, LHOLDA not received).
A master on the local bus is performing a direct bus
master read access to the PCI bus or a master on
the local bus is performing a direct bus master write
access to the PCI bus and the PCI 9080’s direct
master write FIFO cannot accept another write cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI9060SD | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI950PT | PC Card Support |
| PCI9656-AC66BI | Controller Miscellaneous - Datasheet Reference |
| PCIB40 | PC(ISA)BUS I/O CARD |
| PCICLOCKGEN_R001 | AMD Alchemy? Solutions Au1500? PCI Clock Generation? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI9060ESF | 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
| PCI9060ESREV1 | 制造商:PLX Technology 功能描述: |
| PCI9060SD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI9060SD-1AF | 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
| PCI9080 | 制造商:PLX 制造商全稱:PLX 功能描述:I2O Compatible PCI Bus Master I/O Accelerator Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。