參數(shù)資料
型號(hào)： PCI9060SD
廠商： Electronic Theatre Controls, Inc.
英文描述： 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述： 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁(yè)數(shù)： 29/192頁(yè)
文件大?。?/td> 1551K
代理商： PCI9060SD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 20
Version 1.02
PCI 9080 never prefetches beyond the region specified
for direct master accesses.
3.6.1.4 IO/CFG Access
When a Local Direct Master I/O access to the PCI bus is
made, the PCI Configuration Address Register’s
Configuration Enable bit determines if an I/O or
configuration access is to be made to the PCI bus.
Local burst accesses are broken into single PCI I/O
address/data cycles. PCI 9080 does not prefetch read
data for I/O and CFG reads.
For Direct Master I/O or Configuration cycles, PCI 9080
asserts the same PCI bus byte enables as asserted on
the local bus.
3.6.1.5 I/O
If the Configuration Enable bit is clear, a single I/O
access is made to the PCI bus. The local address,
remapped decode address bits and the local byte
enables are encoded to provide the address and is
output with an I/O read or write command during the PCI
address cycle.
For writes, data is loaded into the write FIFO and
READYo# returned to the Local bus. For reads, PCI
9080 holds off READYo# while gathering an Lword from
the PCI bus.
When the I/O remap select bit is set to a value of 1,
these PCI address bits [31:16] are forced to a value of 0
(refer to Table 4-43[13]).
3.6.1.6 CFG (PCI Configuration Type 0 or
Type 1 Cycles)
If the Configuration Enable bit is set, a CFG access is
made to the PCI bus. In addition to enabling the
configuration (bit 31) of (PCI:2Ch)(LOC:ACh) (refer to
Table 4-44[31]), the user must provide all register
information. The register number (bits [7:2]) or the
device number (bits [15:11]) must be modified and a new
CFT read/write cycle must be performed before other
registers or devices can be accessed.
If the PCI Configuration Address Register selects a Type
0 command, bits [10:0] from the register are copied to
address bits [10:0]. Bits [15:11] (“device number”) are
translated into a single bit being set in PCI address bits
[31:11]. PCI address bits [31:11] can be used as a
device select. For a Type 1 command, bits [23:0] are
copied from the register to bits [23:0] of the PCI address.
PCI address bits [31:24] are 0. A configuration read or
write command code is output with the address during
the PCI address cycle (refer to Table 4-44).
For writes, local data is loaded into the write FIFO and
READYo# is returned. For reads, PCI 9080 holds off
READYo# while gathering an Lword from the PCI bus.
Example 1
—To perform a Type 0 configuration cycle to
PCI device on AD[21].
1.
PCI 9080 must be configured to allow Direct Master
access to the PCI buses. PCI 9080 must also be set
to respond to I/O space accesses. These bits must
be set in (LOC:04h):
Field 0 = I/O Space = 1
Field 2 = Master Enable = 1
2.
Direct Master Range is selected by the board
designer. For this example, use a range of 1 MB:
1 MB = 2
20
= 000FFFFFh
Value to program into the range register is the
inverse of 000FFFFFh, which is FFF00000h:
(LOC:9Ch) = FFF00000h
3.
Local Base Address for Direct Master to PCI IO/CFG
is determined by the board designer. For this
example, use 40000000h:
(LOC:A4h) = 40000000h
4.
PCI Address (Remap) for Direct Master to PCI
Memory Register must enable Direct Master I/O
access. This bit must be set in (LOC:A8h):
Field 1 = Direct Master I/O Access Enable = 1
5.
PCI must know which PCI device and PCI
configuration register the PCI configuration cycle is
accessing. For this example, access the PCI device
on AD[21]. Also access the PCI Base Address 0 for
Memory Mapped Configuration Register (PCI:10h).
(PCI:10h) is the fourth register, counting from 0 (use
Table 4-5, “PCI Configuration Registers,” for
reference). These bits must be set in (LOC:ACh):
Fields 1:0 = Configuration Type 0 = 00b
Fields 7:2 = Register number = The fourth
register, and therefore must program a 4 into
this field, beginning with bit 2 = 000100b
Fields 10:8 = Function Number = 000b
Fields 15:11 = Device Number = n-11, where
n is the value in AD[n]=21-11 = 10 = 01010b
Fields 23:16 = Bus Number = 00000000b
Field 31 = Configuration Enable = 1
相關(guān)PDF資料
PDF描述
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
PCIB40 PC(ISA)BUS I/O CARD
PCICLOCKGEN_R001 AMD Alchemy? Solutions Au1500? PCI Clock Generation?
PCK2000 CK97 (66/100MHz) System Clock Generator(CK97 (66/100MHz) 系統(tǒng)時(shí)鐘發(fā)生器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI9060SD-1AF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
PCI9080 制造商:PLX 制造商全稱:PLX 功能描述:I2O Compatible PCI Bus Master I/O Accelerator Chip
PCI9080 REV3 制造商:PLX TECH 功能描述:
PCI9080-3 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI I2O Compatible PCI BUS MASTER I/O CHIP RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI9080-3 G 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32Bit Master Chip RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*