
Data Sheet
33
Rev. 1.0, 2005-06-02
OctalLIU
TM
PEF 22508 E
Pin Descriptions
E12
RPA8
I/O
PU/–
Receive Multifunction Pins A to C, port 8
Depending on programming of bits PC(1:3).RPC(3:0)
these multifunction ports carry information to the framer
interface or from the framer to the OctalLIU
TM. After
reset these ports are configured to be inputs. With the
selection of the appropriate pin function, the
corresponding input/output configuration is achieved
automatically. Depending on bit DIC3.RESR
latching/transmission of data is done with the rising or
falling edge of FCLKR. If not connected, an internal pull-
up transistor ensures a high input level.
An input function must not be selected twice or more.
Selectable pin functions as described for port 1.
D15
RPB8
F11
RPC8
E3
XPA1
I/O
PU/–
Transmit Multifunction Pins A and B, port 1
Depending on programming of bits PC(1:2).XPC(3:0)
these multifunction ports carry information to the framer
interface or from the framer to the OctalLIU
TM. After
reset the ports are configured to be inputs. With the
selection of the appropriate pin function, the
corresponding input/output configuration is achieved
automatically. Depending on bit DIC3.RESX
latching/transmission of data is done with the rising or
falling edge of FCLKX. If not connected, an internal pull-
up transistor ensures a high input level.
Each input function (TCLK, XDIN, XLT or XLT) may only
be selected once.
Selectable pin functions are described below.
E2
XPB1
I/O
PU/–
E3
XPA1
I
PU
Transmit Clock (TCLK), port 1
PC(1:2).XPC(3:0) = 0011
b
A 2.048/8.192 MHz (E1) or 1.544/6.176 MHz (T1/J1)
clock has to be sourced by the framer if the internally
generated transmit clock (generated by DCO-X) shall
not be used. Optionally this input is used as a
synchronization clock for the DCO-X circuitry with a
frequency of 2.048 (E1) or 1.544 MHz (T1/J1).
E2
XPB1
I
PU
E3
XPA1
O
–
Transmit Clock (XCLK), port 1
PC(1:2).XPC(3:0) = 0111
b
Transmit line clock of 2.048 MHz (E1) or 1.544 MHz
(T1/J1) derived from FCLKX/R, RCLK or generated
internally by DCO circuitries.
E2
XPB1
O
–
E3
XPA1
I
PU
Transmit Line Tristate (XLT), port 1
PC(1:2).XPC(3:0) = 1000
b
A high level on this port sets the transmit lines XL1/2 or
XDOP/N into tristate mode. This pin function is logically
ORd with register bit XPM2.XLT.
E2
XPB1
I
PU
Table 1
I/O Signals (cont’d)
Pin No. Ball
No.
Name
Pin Type Buffer
Type
Function