
Data Sheet
83
Rev. 1.0, 2005-06-02
OctalLIU
TM
PEF 22508 E
Functional Description
Figure 38
Payload Loop
3.11.6
Alarm Simulation
Alarm simulation does not affect the normal operation of the device. However, possible
real alarm conditions are
not reported to the micro controller or to the remote end when the device is in the alarm simulation mode.
The alarm simulation and setting of the appropriate status bists is initiated by setting the bit MR0.SIM. For details
(differences between E1 and T1/J1 mode) see description in MR0. The following alarms are simulated:
Loss-Of-Signal (LOS)
Alarm Indication Signal (AIS)
Code violation counter (HDB3 Code)
Error counting and indication occurs while this bit is set. After it is reset all simulated error conditions disappear,
but the generated interrupt statuses are still pending until the corresponding interrupt status register is read.
Alarms like AIS and LOS are cleared automatically. Interrupt status registers and error counters are automatically
cleared on read.
3.12
Multi Function Ports
Several signals are available on the multi function ports, see Table 29 and PC1. After reset, input function is
selected (0000
B) with exception of the ports RPC were RCLK output is selected: The register bits PC3.RPC2
have the reset value FH. (Note that PC5.CRP must be set to 1 for an active RCLK output. After reset PC5.CRP
is 0 and RCLK is pulled up.)
Three multi function ports (MFP) for RX - so called as RPA, RPB, RPC - and two MFPs for TX - so called as XPA,
XPB - are implemented for every channel. The port levels are reflected in the appropriate bits of the register MFPI,
The functions of RPA, RPB and RPC are configured by PC1.RPC1(3:0) , PC2.RPC2(3:0) and PC3.RPC3(3:0)
respectively.The functions of XPA and XPB are configured by PC1.XPC1(3:0) and PC2.XPC2(3:0) respectively.
The actual logical state of the 5 multifunction ports can be read out using the register MFPI. This function together
with static output signal options in Table 29 offers general purpose I/O functionality on unused multi function port
pins.
RCLK
RL1/ROID
RL2
DCO-R
Receive Line
Interface
A
D
C
PayloadLoop
J
internal
receive
clock
Equalizer
Clock &
Data
Recovery
Decoder
RDOP
Dual Receive Elastic Buffer
DPLL
RDON
FCLKR
OctalLIU_payload_loop
Pulse
Shaper,
LBO
Encoder
XDIP
XL2
DCO-X
Dual Transmit Elastic Buffer
Transmit Line
Interface
DAC
XL1
G
H
E
F
%
TCLK
FCLKX
recovered
receive clock
internal
transmit
clock
XL4
XL3
XDIN