參數(shù)資料
型號(hào)： pentium II cpu
廠商： Intel Corp.
英文描述： Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器)
中文描述： 奔騰II處理器在450MHz（工作頻率450兆赫茲奔二處理器）
文件頁(yè)數(shù)： 19/84頁(yè)
文件大?。?/td> 1092K
代理商： PENTIUM II CPU
Pentium
II Processor at 350 MHz, 400 MHz, and 450 MHz
Datasheet
19
NOTES:
1. The BR0# pin is the only BREQ# signal that is bidirectional. The internal BREQ# signals are mapped onto BR# pins
after the agent ID is determined. See
Section 7.0
for more information.
2. See
Section 7.0
for information on the PWRGOOD signal.
3. See
Section 7.0
for information on the SLP# signal.
4. See
Section 7.0
for information on the THERMTRIP# signal.
5. These signals are specified for 2.5 V operation. See
Table 2
for recommended pull-up resistor values.
6. V
CC
CORE
is the power supply for the processor core and L2 cache I/O logic.
V
CCL2
is the power supply for the L2 cache component core logic.
VID[4:0] is described in
Section 2.6
.
V
TT
is used to terminate the system bus and generate VREF on the processor substrate.
V
SS
is system ground.
TESTHI should be connected to 2.5 V with a 1–100 k
resistor.
V
CC
5
is not connected to the Pentium
II processors. This supply is used for the Slot 1 Test Kit.
SLOTOCC# is described in
Section 7.0
.
100/66# is described in
Section 2.8.2
and
Section 7.0
.
EMI pins are described in
Section 7.0
.
THERMDP, THERMDN are described in
Section 7.0
.
2.8.1
Asynchronous vs. Synchronous for System Bus Signals
All AGTL+ signals are synchronous to BCLK. All of the CMOS, Clock, APIC, and TAP signals
can be applied asynchronously to BCLK.
All APIC signals are synchronous to PICCLK. All TAP signals are synchronous to TCK.
2.8.2
System Bus Frequency Select Signal (100/66#)
This bidirectional signal is used to select the system bus frequency. A logic low will select a
66 MHz system bus frequency and a logic high (3.3 V) will select a 100 MHz system bus
frequency. The frequency is determined by the processor(s), AGPset and frequency synthesizer. All
system bus agents must operate at the same frequency; in a two-way MP Pentium II processor
configuration, this signal must connect the pins of both Pentium II processors. This signal will be
grounded by processors that are only capable of operating at a host frequency of 66 MHz. On
Table 3.
System Bus Signal Groups
Group Name
Signals
AGTL+ Input
BPRI#, BR1#, DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
AGTL+ Output
PRDY#
AGTL+ I/O
A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#, BR0#
1
,
D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#, LOCK#, REQ[4:0]#, RP#
CMOS Input
5
A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, PWRGOOD
2
, SMI#,
SLP#
, STPCLK#
CMOS Output
5
FERR#, IERR#, THERMTRIP#
4
System Bus Clock
BCLK
APIC Clock
PICCLK
APIC I/O
5
PICD[1:0]
TAP Input
5
TCK, TDI, TMS, TRST#
TAP Output
5
TDO
Power/Other
6
V
CC
, V
CCL2
, V
CC5
, VID[4:0], V
TT
, V
SS
, SLOTOCC#, THERMDP, THERMDN,
100/66#, EMI
相關(guān)PDF資料
PDF描述
pentium II processor 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器)
pentium II xeon processor pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器)
Pentium III cpu with mobile Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器)
pentium III CPU Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*