- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium II processor (Intel Corp.) 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II processor |
| 廠商： | Intel Corp. |
| 英文描述： | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| 中文描述： | 32位處理器，233MHZ，266MHz的的300MHz和333MHz的（工作頻率23326.63萬和333兆赫茲32位處理器） |
| 文件頁數(shù)： | 89/94頁 |
| 文件大?。?/td> | 892K |
| 代理商： | PENTIUM II PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當(dāng)前第89頁第90頁第91頁第92頁第93頁第94頁
E
PENTIUM II PROCESSOR AT 233 MHZ, 266 MHZ, 300 MHZ, AND 333 MHZ
89
12/15/97 5:47 PM 24333502.doc
BCLK
PWRGOOD
RESET#
Clock Ratio
1 ms
V
CC
L2
V ,
000760b
Figure 50. PWRGOOD Relationship at Power-On
A.1.38
RP# (I/O)
The RP# (Request Parity) signal is driven by the
request initiator, and provides parity protection on
ADS# and REQ[4:0]#. It must connect the
appropriate pins of all Pentium II processor System
Bus agents.
A correct parity signal is high if an even number of
covered signals are low and low if an odd number of
covered signals are low. This definition allows parity
to be high when all covered signals are high.
A.1.39
RS[2:0]# (I)
The RS[2:0]# (Response Status) signals are driven
by the response agent (the agent responsible for
completion of the current transaction), and must
connect the appropriate pins of all Pentium II
processor System Bus agents.
A.1.40
RSP# (I)
The RSP# (Response Parity) signal is driven by the
response agent (the agent responsible for completion
of the current transaction) during assertion of
RS[2:0]#, the signals for which RSP# provides parity
protection. It must connect the appropriate pins of all
Pentium II processor System Bus agents.
A correct parity signal is high if an even number of
covered signals are low and low if an odd number of
covered signals are low. While RS[2:0]# = 000,
RSP# is also high, since this indicates it is not being
driven by any agent guaranteeing correct parity.
A.1.41
SLOTOCC# (O)
The SLOTOCC# signal is defined to allow a system
design to detect the presence of a terminator card or
processor in a Pentium II connector. Combined with
the VID combination of VID[4:0] = 11111 (see
Section 2.6.), a system can determine if a Pentium II
connector is occupied, and whether a processor core
is present. See Table 32 for states and values for
determining the type of package in the Slot 1
connector.
Table 32. Slot 1 Occupation Truth Table
Signal
Value
Status
SLOTOCC#
VID[4:0]
0
Anything
other than
‘11111’
Processor with core in
Slot 1 connector.
SLOTOCC#
VID[4:0]
0
11111
Terminator cartridge in
Slot 1 connector
(i.e., no core present).
SLOTOCC#
VID[4:0]
1
Any value
Slot 1 connector not
occupied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
| pentium III processor | 32 bit Processor Mobile Module(32 位帶移動模塊處理器) |
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。