- 您現在的位置：買賣IC網 > PDF目錄369993 > pentium III processor (Intel Corp.) 32 bit Processor Mobile Module(32 位帶移動模塊處理器) PDF資料下載
參數資料
| 型號： | pentium III processor |
| 廠商： | Intel Corp. |
| 英文描述： | 32 bit Processor Mobile Module(32 位帶移動模塊處理器) |
| 中文描述： | 32位處理器的移動模塊（32位帶移動模塊處理器） |
| 文件頁數： | 22/67頁 |
| 文件大小： | 834K |
| 代理商： | PENTIUM III PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Pentium
III Processor Mobile Module MMC-2
Featuring Intel
SpeedStep
Technology
16
Datasheet
243356-005
3.1.10
ITP and JTAG Pins
Table 10
provides descriptions of the ITP and JTAG signals, which the system manufacturer can
use to implement a JTAG chain and an ITP port if desired.
NOTE:
FS_RESET# and FS_PRDY# are pulled up to VTT inside the mobile processor core.
3.1.11
Miscellaneous Pins
Table 11
provides descriptions of the miscellaneous signal pins.
Table 10. ITP and JTAG Pins
Name
Type
Voltage
Description
TDO
O D
V_CPUPU
JTAG Test Data Out:
A serial output port. TAP instructions and data
are shifted out of the processor from this port.
TDI
I
VTT
JTAG Test Data In:
A serial input port. TAP instructions and data are
shifted into the processor from this port.
TMS
I
VTT
JTAG Test Mode Select:
This pin controls the TAP controller change
sequence.
TCLK
I
VTT
JTAG Test Clock:
A testability clock for clocking the JTAG boundary
scan sequence.
TRST#
I
VTT
JTAG Test Reset:
This signal asynchronously resets the TAP
controller in the processor.
FS_PREQ#
I
VTT
Debug Mode Request:
This signal is driven by the ITP and makes a
request to enter debug mode.
FS_PRDY#
O
VTT
Debug Mode Ready:
This signal is driven by the processor and
informs the ITP that the processor is in debug mode.
FS_RESET#
O
VTT
Processor Reset:
The
processor reset status to the ITP.
VTT
O
VTT
GTL+ Termination Voltage:
This pin is used by the POWERON pin
on the ITP debug port to determine when the target system is on. The
POWERON pin is pulled up using a 1-K
resistor to VTT. Other ITP
signals might use this power rail for pullup.
Table 11. Miscellaneous Pin Descriptions
Name
Type
Number
Description
Module ID[3:0]
O
CMOS
4
Module Revision ID
: These pins track the revision level of the mobile
module. A 100-K pullup resistor to V_3S must be placed on the system
electronics for these signals. See
Section 8.0
for more detail.
Ground
I
45
Ground
Reserved
RSVD
33
Unallocated Reserved pins.
All Reserved pins must not be connected.
相關PDF資料 |
PDF描述 |
|---|---|
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術奔騰超速轉動處理器) |
| pentium pro processor | Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器) |
| pentium processor with MMX | 32-bit processor with MMX technology(32位帶MMX技術處理器) |
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。