參數(shù)資料
型號: pentium III processor
廠商: Intel Corp.
英文描述: 32 bit Processor Mobile Module(32 位帶移動模塊處理器)
中文描述: 32位處理器的移動模塊(32位帶移動模塊處理器)
文件頁數(shù): 29/67頁
文件大小: 834K
代理商: PENTIUM III PROCESSOR
Pentium
III Processor Mobile Module MMC-2
Featuring Intel
SpeedStep
Technology
243356-005
Datasheet
23
is always device #0, AD11 will never be asserted during PCI configuration cycles as an IDSEL.
The 82443BX reserves AD12 for the AGPbus. Thus, AD13 is the first available address line usable
as an IDSEL. Intel recommends that AD18 be used by the PIIX4E/M.
4.3.4
AGP Interface
The 82443BX Host Bridge system controller is compliant with the
AGP Interface Specification
Revision 2.0
, which supports an asynchronous AGP interface coupling to the 82443BX core
frequency. The AGP interface can achieve real data throughput in excess of 500 MB per second
using an AGP 2X graphics device. Actual bandwidth may vary depending on specific hardware
and software implementations.
4.4
Intel SpeedStep Technology
Intel Speedstep technology allows the processor to switch between two core frequencies without
resetting the processor or changing the system bus frequency. The processor has two bus ratios
programmed instead of one. A lower frequency mode maximizes battery life, and a higher
frequency mode provides processor performance similar to desktop Pentium
III
processor systems.
The high performance mode should be used when the system is connected to an external power
source because this mode requires more power. More cooling may be required as well. For
example, it may be necessary to switch from passive to active cooling when using the high
performance mode. For more detailed technical information regarding Intel SpeedStep technology,
refer to the
Geyserville Hardware Technical Specification Rev. 2.0
(OR-1728) and the
Geyserville
Software Architecture Specification Rev 1.5
(SC-2364).
4.5
Power Management
4.5.1
Clock Control Architecture
The clock control architecture has been optimized for notebook designs. The clock control
architecture consists of seven different clock states: Normal, Stop Grant, Auto Halt, Quick Start,
HALT/Grant Snoop, Sleep, and Deep Sleep. The Auto Halt state provides a low-power clock state
that can be controlled through the software execution of the HLT instruction. The Quick Start state
provides a very low-power, low-exit latency clock state that can be used for hardware controlled
"idle" states. The Deep Sleep state provides an extremely low-power state that can be used for
Power-On-Suspend states, which is an alternative to shutting off the processor's power. The exit
latency of the Deep Sleep state is 30
μ
S. The Stop Grant state and the Quick Start clock states are
mutually exclusive. For example, a strapping option on signal A15# chooses which state is entered
when the STPCLK# signal is asserted. Strapping the A15# signal to ground at Reset enables the
Quick Start state. Otherwise, asserting the STPCLK# signal puts the processor into the Stop Grant
state.
Table 15
provides information on the clock control states, and
Figure 3
illustrates the clock control
architecture. Performing state transitions not shown in
Figure 3
are neither recommended nor
supported.
相關(guān)PDF資料
PDF描述
Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動處理器)
pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
pentium processor with MMX 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器)
pentium processor 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU)
PESD0603-140 Raychem Overvoltage Devices
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint