- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM7351 (PMC-Sierra, Inc.) OCTAL SERIAL LINK MULTIPLEXER PDF資料下載
參數(shù)資料
| 型號(hào)： | PM7351 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | OCTAL SERIAL LINK MULTIPLEXER |
| 中文描述： | 八路串行連接復(fù)用器 |
| 文件頁(yè)數(shù)： | 137/174頁(yè) |
| 文件大?。?/td> | 1790K |
| 代理商： | PM7351 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)當(dāng)前第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)
RELEASED
PM7351 S/UNI-VORTEX
DATA SHEET
PMC-1980582
ISSUE 5
OCTAL SERIAL LINK MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
127
12
OPERATION
This section complements Section 9 Functional Description, by describing in
greater detail some of the programming and cross-functional issues that a
designer using the S/UNI-VORTEX may want to consider.
12.1 Determining the Value for FREADY[5:0]
As discussed in Section 9.1.1, a downstream cell transfer should be initiated only
after polling the appropriate downstream channel and ensuring that the buffer is
empty, as indicated by that channel’s TPA (Transmit Packet Available) output
being asserted. The cell buffer status for each downstream channel (i.e. the
status that will be driven onto the TPA output when the channel is polled) is
deasserted when the first byte of a cell is written into the buffer. It is re-asserted
only after the number of bytes programmed into the FREADY[5:0] field of the
associated Downstream Logical Channel FIFO Ready Level register have been
serialized onto a high-speed link. Determining whether or not it is necessary for
you to adjust the default value of FREADY[5:0] is discussed in this section.
Each S/UNI-VORTEX has a total of 264 downstream cell buffers. There are 33
buffers per LVDS link (32 PHYs plus the microprocessor port), and 8 links in
total. Each link is independent of, but identical to the others, so we need only
describe how a single link works for you to understand how all downstream links
function.
At the end of each cell transfer on the LVDS link the downstream scheduler polls
(round-robin) its 33 buffers looking for the next buffer with a whole cell to send
(the scheduler ignores buffers that are in the process of having a cell written to
them). If there is no cell to send the scheduler immediately injects a stuff cell on
the link. Once the link starts sending out the cell from a buffer, the entire cell will
be sent before the scheduler begins its next scheduling cycle. Since a buffer
cannot have more than one cell stored in it at a time, no single downstream
channel can ever operate at a bandwidth greater than the bandwidth of the
LVDS link. Even if there are no other channels active, the scheduler will inject a
stuff cell before the next cell from the same channel is available.
So what does this mean to the system designer The maximum
per channel
bandwidth (i.e. the LVDS line rate) will only be sustained if the bus master
always writes the next cell into the downstream buffer within the time it takes to
transmit a single cell over the LVDS link. Since the system bus is normally
running much faster than the LVDS link this is not a problem in most designs.
However, there are two scenarios in which the designer may be concerned about
the time delay between TPA asserted and the last byte of the cell being written
into the buffer:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM7351-BI | OCTAL SERIAL LINK MULTIPLEXER |
| PM7364 | Frame Engine and Datalink Manager |
| PM7364-BI | FRAME ENGINE AND DATA LINK MANAGER |
| PM7366 | FRAME ENGINE AND DATA LINK MANAGER |
| PM7366-BI | TVS BI-DIR 30V 1500W DO-201 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM7351-BI | 制造商:PMC 制造商全稱:PMC 功能描述:OCTAL SERIAL LINK MULTIPLEXER |
| PM-736 | 制造商:Eclipse Tools 功能描述: |
| PM7364 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM7364-BI | 制造商:PMC-Sierra 功能描述:PROTOCOL CONTROLLER, 256 Pin, BGA |
| PM7366 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。