- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM7351 (PMC-Sierra, Inc.) OCTAL SERIAL LINK MULTIPLEXER PDF資料下載
參數(shù)資料
| 型號： | PM7351 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | OCTAL SERIAL LINK MULTIPLEXER |
| 中文描述： | 八路串行連接復(fù)用器 |
| 文件頁數(shù)： | 40/174頁 |
| 文件大小： | 1790K |
| 代理商： | PM7351 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
RELEASED
PM7351 S/UNI-VORTEX
DATA SHEET
PMC-1980582
ISSUE 5
OCTAL SERIAL LINK MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
30
channel asserts the TPA output. Each channel’s cell buffer availability status (i.e.
the status that will be driven onto the TPA output when the channel is polled) is
deasserted when the first byte of a cell is written into the buffer. It is re-asserted
only after the number of bytes programmed by the associated Downstream
Logical Channel FIFO Ready Level register have been serialized onto a high-
speed link. Determining what value to set the FIFO ready level is discussed in
Section 12.1.
Polling is performed using the TADR[11:0] bus, which supports a 4096 logical
channel address space. Up to 32 logical channels associated with each high-
speed link can be mapped to anywhere within this address space with a
granularity of eight locations through the Logical Channel Base Address
registers. To provide an optimal address map regardless of the number logical
channels per high-speed link, each high-speed link can be programmed to use 8,
16, 24 or 32 address locations through the Logical Channel Address Range
registers. The eight control channels of each S/UNI-VORTEX are mapped to
eight contiguous address locations starting at the address set by the Control
Channel Base Address register. The control channels are associated with the
addresses numerical, i.e. the control channel for TXD0+/- belongs to the lowest
order address and TXD7+/- belongs to the highest order address.
With respect to cell transfers, the Any-PHY port appears like a single PHY entity.
No out of band addressing is required. Instead, the first word of the transferred
cell identifies the destination logical channel. The format of the cell data
structure is illustrated in Fig. 3. As programmed through register bits, a User
Prepend word may be prepended to a basic ATM cell to support applications
where context information is carried inband. By default, only the logical channel
index (Word 0) is prepended.
The cell will be transferred to a S/UNI-VORTEX if the ADDR[11:0] (ADDR[13:12]
is unused in the downstream direction.) field value matches the logical channel
mapping programmed through the Control Channel Base Address, Logical
Channel Base Address and Logical Channel Address Range / Logical Channel
Base Address MSB registers.
Normally, ADDR[11:0] is contained within Word 0 of the Any-PHY data structure,
but can be mapped to the H5/UDF fields. The H5/UDF (User Defined Field) and
User Prepend fields can be handled in four ways:
1. They are excluded from the Any-PHY data structure.
2. They exist in the Any-PHY data structure, but are not passed across the
high-speed serial interfaces. The contents are ignored.
3. They are passed transparently across the high-speed serial interfaces.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM7351-BI | OCTAL SERIAL LINK MULTIPLEXER |
| PM7364 | Frame Engine and Datalink Manager |
| PM7364-BI | FRAME ENGINE AND DATA LINK MANAGER |
| PM7366 | FRAME ENGINE AND DATA LINK MANAGER |
| PM7366-BI | TVS BI-DIR 30V 1500W DO-201 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM7351-BI | 制造商:PMC 制造商全稱:PMC 功能描述:OCTAL SERIAL LINK MULTIPLEXER |
| PM-736 | 制造商:Eclipse Tools 功能描述: |
| PM7364 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM7364-BI | 制造商:PMC-Sierra 功能描述:PROTOCOL CONTROLLER, 256 Pin, BGA |
| PM7366 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。