Revision 1.1
25
www.national.com
G
Signal Definitions
(Continued)
AD10
FMUL3B
I/O
IN
TS
,
TS
2/5
V
IO
PMR[29] = 0
TEST1
O
O
2/5
PMR[29] = 1
AD11
SIN
I
IN
TS
V
IO
PMR[27] = 0 and
FPCI_MON = 0
F_C/BE1#
O
O
1/4
PMR[27] = 1 or
FPCI_MON = 1
AD12
GPIO6
I/O
(PU
22.5
)
IN
TS
,
O
1/4
V
IO
PMR[18] = 0 and
PMR[8] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
DTR#/BOUT
O
O
1/4
PMR[18] = 1 and
PMR[8] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
IDE_IOR1#
O
(PU
22.5
)
O
1/4
PMR[18] = 0 and
PMR[8] = 1 and
PMR[27] = 0 and
FPCI_MON = 0
INTR_O
O
O
1/4
PMR[27] = 1 or
FPCI_MON = 1
(overrides PMR[18]
and PMR[8])
AD13
V
CORE
PWR
---
---
---
AD14
V
CORE
PWR
---
---
---
AD15
2,3
ONCTL#
O
OD
14
V
SB
---
AD16
V
SBL
PWR
---
---
---
AD17
V
IO
PWR
---
---
---
AD18
V
IO
PWR
---
---
---
AD19
POWER_EN
O
O
1/4
V
IO
---
AD20
TDO
O
(PU
22.5
)
O
PCI
V
IO
---
AD21
GTEST
I
(PD
22.5
)
IN
AB
V
IO
---
AD22
SDATA_OUT
O
O
2/5
V
IO
---
CLKSEL2
I
(PD
100
)
IN
AB
Strap
AD23
GPIO13
I/O
(PU
22.5
)
IN
AB
,
O
2/8
V
IO
PMR[19] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
AB2D
I/O
(PU
22.5
)
IN
AB
,
OD
8
PMR[19] = 1 and
PMR[27] = 0 and
FPCI_MON = 0
F_AD4
O
(PU
22.5
)
O
2/8
PMR[27] = 1 or
FPCI_MON = 1
(overrides PMR[19])
AD24
GPIO1
I/O
(PU
22.5
)
IN
PCI
,
O
PCI
V
IO
PMR[27] = 0 and
FPCI_MON = 0
FPCICLK
O
O
PCI
PMR[27] = 1 or
FPCI_MON = 1
AD25
GNT1#
O
O
PCI
V
IO
---
CLKSEL1
I
(PD
100
)
IN
PCI
Strap
AD26
INTA#
I
(PU
22.5
)
IN
PCI
V
IO
---
AE1
V
IO
PWR
---
---
---
AE2
V
SS
GND
---
---
---
AE3
IDE_DATA4
I/O
IN
TS1
,
TS
1/4
V
IO
---
Ball
No.
Signal Name
I/O
(PU/PD)
Buffer
1
Type
Power
Rail
Configuration
AE4
IDE_DATA5
I/O
IN
TS1
,
TS
1/4
V
IO
---
AE5
IDE_DATA6
I/O
IN
TS1
,
TS
1/4
V
IO
---
AE6
IDE_DATA15
I/O
IN
TS1
,
TS
1/4
V
IO
---
AE7
DNEG_PORT1
I/O
IN
USB
,
O
USB
AV
C-
CUSB
---
AE8
DNEG_PORT3
I/O
IN
USB
,
O
USB
AV
C-
CUSB
---
AE9
V
PLL
PWR
---
---
---
AE10
X27O
O
WIRE
V
IO
---
AE11
SOUT
O
O
8/8
V
IO
PMR[27] = 0 and
FPCI_MON = 0
F_C/BE2#
O
O
8/8
PMR[27] = 1 or
FPCI_MON = 1
AE12
GPIO9
I/O
(PU
22.5
)
IN
TS
,
O
1/4
V
IO
PMR[18] = 0 and
PMR[8] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
DCD#
I
IN
TS
PMR[18] = 1 and
PMR[8] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
IDE_IOW1#
O
(PU
22.5
)
O
1/4
PMR[18] = 0 and
PMR[8] = 1 and
PMR[27] = 0 and
FPCI_MON = 0
F_IRDY#
O
O
1/4
PMR[27] = 1 or
FPCI_MON = 1
(overrides PMR[18]
and PMR[8])
AE13
V
CORE
PWR
---
---
---
AE14
V
CORE
PWR
---
---
---
AE15
THRM#
I
IN
BTN
V
SB
---
AE16
GPWIO1
I/O
(PU
100
)
IN
BTN
,
TS
2/14
V
SB
---
AE17
2,3
PWRCNT1
O
OD
14
V
SB
---
AE18
GPIO16
I/O
(PU
22.5
)
IN
TS
,
O
8/8
V
IO
PMR[6] = 1 and
PMR[0] = 0 and
PMR[27] = 0 and
FPCI_MON = 0
PC_BEEP
O
(PU
22.5
)
O
2/5
PMR[6] = 1 and
PMR[0] = 1 and
PMR[27] = 0 and
FPCI_MON = 0
IRRX1
I
(PU
22.5
)
IN
TS
V
SB
/V
IO
PMR[6] = 0 and
PMR[0] = x and
PMR[27] = 0 and
FPCI_MON = 0
(Note: Power rail
controlled by SW)
F_DEVSEL#
O
(PU
22.5
)
O
2/5
V
IO
PMR[27] = 1 or
FPCI_MON = 1
(overrides PMR[6]
and PMR[0])
AE19
OVER_CUR#
I
IN
TS1
V
IO
---
AE20
TCK
I
(PU
22.5
)
IN
PCI
V
IO
---
AE21
POR#
I
IN
TS
V
IO
---
Ball
No.
Signal Name
I/O
(PU/PD)
Buffer
1
Type
Power
Rail
Configuration
Table 2-2. Ball Assignment - Sorted by Ball Number (Continued)