參數(shù)資料
型號： SI3225PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 106/112頁
文件大?。?/td> 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
設(shè)計資源： Si3225PPTX-EVB Schematics/Layout
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3225
已供物品： 板，CD
Si3220/25 Si3200/02
Rev. 1.3
93
Not
Recommended
fo
r N
ew
D
esi
gn
s
monitor channel section. This section defines the
functionality of the six C/I bits whether they are being
transmitted to the GCI bus via the DTX pin (upstream)
or received from the GCI bus via the DRX pin
(downstream). The structure of the SC channel is
shown in Figure 62.
Figure 62. SC Channel Structure
3.31.9. Downstream (Receive) SC Channel Byte
The first six bits in the downstream SC channel control
both channels of the Dual ProSLIC where the C/I bits
are defined as follows:
Figure 63 illustrates the transmission protocol for the C/I
bits within the downstream SC channel. New data
received by either channel must be present and match
for two consecutive frames to be considered valid.
When a new command is communicated via the
downstream C/I bits, this data must be sent for at least
two consecutive frames to be recognized by the Dual
ProSLIC.
The current state of the C/I bits is stored in a primary
register, P. If the received C/I bits are identical to the
current state, no action is taken. If the received C/I bits
differ from those in register P, the new set of C/I bits is
loaded into secondary register S, and a latch is set.
When the next set of C/I bits is received during the
frame that immediately follows, the following rules
apply:
If the received C/I bits are identical to the contents of
register S, the stored C/I bits are loaded into register
P, and a valid C/I bit transition is recognized. The
latch is reset, and the Dual ProSLIC responds
accordingly to the command represented by the new
C/I bits.
If the received C/I bits differ from both the contents of
register S and the contents of register P, the newly-
received C/I bits are loaded into register S, and the
latch remains set. This cycle continues as long as
any new set of C/I bits differs from the contents of
registers S and P.
If the newly-received C/I bits are identical to the
contents of register P, the contents of register P
remain unchanged, and the latch is reset.
MSB
LSB
76
543
2
1
0
CI2A
CI1A
CI0A
CI2B
CI1B
CI0B
MR
MX
CI2A, CI1A, CI0A
Used to select operating mode for
channel A
CI2B, CI1B, CI0B
Used to select operating mode for
channel B
MR, MX
Monitor channel handshake bits
Table 49. Programming Operating Modes Using
Downstream SC Channel C/I Bits
Channel Specific C/I bits
Dual ProSLIC Operating
Mode
CI2x
CI1x
CI0x
0
Open (high impedence,
no line monitoring)
0
1
Forward Active
0
1
0
Forward On-Hook Trans-
mission
0
1
Ground Start (Tip Open)
100
Ringing
1
0
1
Reverse Active
1
0
Reverse On-Hook Trans-
mission
1
Ground Start (Ring
Open)
Note:
x = A or B, corresponding to Channel A or
Channel B.
相關(guān)PDF資料
PDF描述
LGU2E181MELY CAP ALUM 180UF 250V 20% SNAP
SI3225DCX-EVB DAUGHTER CARD W/DISCRETE INTRFC
SK102M050ST CAP ALUM 1000UF 50V 20% RADIAL
M3TTK-3036J IDC CABLE - MSD30K/MC34G/MSD30K
SI3225DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3225-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3226 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller
SI32260 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications
SI32260CBB20SL0EVB 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*