- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI3225PPTX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SI3225PPTX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 90/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 設(shè)計資源： | Si3225PPTX-EVB Schematics/Layout |
| 標準包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3225 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Si3220/25 Si3200/02
Rev. 1.3
79
Not
Recommended
fo
r N
ew
D
esi
gn
s
3.29. PCM Interface
The
Dual
ProSLIC
devices
contain
a
flexible
programmable interface for the transmission and
reception of digital PCM samples. PCM data transfer is
controlled by the PCLK and FSYNC inputs, PCM Mode
Select,
PCM
Transmit
Start
Count
(PCMTXHI/
PCMTXLO), and PCM Receive Start Count (PCMRXHI/
PCMRXLO) registers. The interface can be configured
to support from 4 to 128 8-bit timeslots in each frame.
This corresponds to PCLK frequencies of 256 kHz to
8.192 MHz
in
power-of-2
increments.
(768 kHz,
1.536 MHz, and 1.544 MHz are also available for T1
and E1 support.) Timeslots for data transmission and
reception
are
independently
configured
with
the
PCMTXHI, PCMTXLO, PCMRXHI, and PCMRXLO.
Special consideration must be given to the PCM
Receive Start Count (PCMRXHI / PCMRXLO) registers.
Changing the PCMRXHI (Reg. 57), PCMRXLO (Reg.
56) on-the-fly while the Si3220/25 is actively passing
audio can cause the digital impedance synthesis block
to perform improperly producing an audible loud white
noise signal across TIP and RING.
To ensure proper device operation, the RX timeslot
registers (PCMRXHI and PCMRXLO, registers 56–57)
should be set during the initialization procedure
immediately after power-up and prior to both enabling
the PCM bus and setting the linefeed to the active state.
The TX timeslot registers (PCMTXHI and PCMTXLO,
registers 54–55) may be changed at any time to
establish audio connections on the PCM bus.
Setting the correct starting point of the data configures
the part to support long FSYNC and short FSYNC
variants, IDL2 8-bit, 10-bit, and B1 and B2 channel time
slots. DTX data is high-impedance except for the
duration of the 8-bit PCM transmit. DTX returns to high-
impedance on the negative edge of PCLK during the
LSB or on the positive edge of PCLK following the LSB.
This is based on the setting of the PCMTRI bit of the
PCM Mode Select register. Tristating on the negative
edge allows the transmission of data by multiple
sources in adjacent timeslots without the risk of driver
contention. In addition to 8-bit data modes, a 16-bit
mode is provided for testing. This mode can be
activated via the PCMF bits of the PCM Mode Select
register.
Setting
the
PCMTXHI/PCMTXLO
or
PCMRXHI/PCMRXLO register greater than the number
of PCLK cycles in a sample period stops data
transmission because neither PCMTXHI/PCMTXLO nor
PCMRXHI/PCMRXLO equal the PCLK count. Figures
51–54 illustrate the usage of the PCM highway interface
to adapt to common PCM standards.
As shown in the application schematics in Figures 12
and 13, a pulldown resistor is required on the DTX pin.
A pullup resistor is not allowed on the DTX pin.
Additionally, the PCLK frequency should be chosen
such that there is at least one empty timeslot (hi-Z
timeslot) per 8 kHz frame. If a PCLK is chosen such that
DTX has valid data during the entire frame, choose the
next higher valid PCLK frequency to ensure one or
more empty timeslots in each frame. If an application
requires heavy capacitive loading on the DTX pin, or
more than eight Si322x devices connected to the same
PCM bus, consult your local Silicon Laboratories sales
representative to determine what value of pulldown
resistor should be used.
Figure 51. Example, Timeslot 1, Short FSYNC (TXS/RXS = 1)
01
7
6
5
4
3
2
16
15
14
13
12
11
10
9
818
17
MSB
LSB
MSB
LSB
HI-Z
PCLK
FSYNC
PCLK_CNT
DRX
DTX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LGU2E181MELY | CAP ALUM 180UF 250V 20% SNAP |
| SI3225DCX-EVB | DAUGHTER CARD W/DISCRETE INTRFC |
| SK102M050ST | CAP ALUM 1000UF 50V 20% RADIAL |
| M3TTK-3036J | IDC CABLE - MSD30K/MC34G/MSD30K |
| SI3225DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3225-X-FQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3226 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller |
| SI32260 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications |
| SI32260CBB20SL0EVB | 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。